DE69229763D1 - Speicherzugriffsvorrichtung - Google Patents

Speicherzugriffsvorrichtung

Info

Publication number
DE69229763D1
DE69229763D1 DE69229763T DE69229763T DE69229763D1 DE 69229763 D1 DE69229763 D1 DE 69229763D1 DE 69229763 T DE69229763 T DE 69229763T DE 69229763 T DE69229763 T DE 69229763T DE 69229763 D1 DE69229763 D1 DE 69229763D1
Authority
DE
Germany
Prior art keywords
access device
memory access
memory
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69229763T
Other languages
English (en)
Other versions
DE69229763T2 (de
Inventor
Hideyuki Iino
Hiromasa Takahashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE69229763D1 publication Critical patent/DE69229763D1/de
Application granted granted Critical
Publication of DE69229763T2 publication Critical patent/DE69229763T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1615—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using a concurrent pipeline structrure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Complex Calculations (AREA)
  • Memory System (AREA)
  • Advance Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE69229763T 1991-05-20 1992-05-20 Speicherzugriffsvorrichtung Expired - Fee Related DE69229763T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3114960A JP2625277B2 (ja) 1991-05-20 1991-05-20 メモリアクセス装置

Publications (2)

Publication Number Publication Date
DE69229763D1 true DE69229763D1 (de) 1999-09-16
DE69229763T2 DE69229763T2 (de) 1999-12-02

Family

ID=14650900

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69229763T Expired - Fee Related DE69229763T2 (de) 1991-05-20 1992-05-20 Speicherzugriffsvorrichtung

Country Status (5)

Country Link
US (1) US5768559A (de)
EP (1) EP0515165B1 (de)
JP (1) JP2625277B2 (de)
KR (1) KR970006025B1 (de)
DE (1) DE69229763T2 (de)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4084428B2 (ja) * 1996-02-02 2008-04-30 富士通株式会社 半導体記憶装置
US5950219A (en) * 1996-05-02 1999-09-07 Cirrus Logic, Inc. Memory banks with pipelined addressing and priority acknowledging and systems and methods using the same
WO1999019875A2 (en) 1997-10-10 1999-04-22 Rambus Incorporated Apparatus and method for pipelined memory operations
EP1327991A3 (de) * 1997-10-10 2005-05-11 Rambus Inc. Vorrichtung und Verfahren für Pipeline-Speicheroperationen
KR100270959B1 (ko) * 1998-07-07 2000-11-01 윤종용 반도체 메모리 장치
US6272609B1 (en) * 1998-07-31 2001-08-07 Micron Electronics, Inc. Pipelined memory controller
US6772254B2 (en) * 2000-06-21 2004-08-03 International Business Machines Corporation Multi-master computer system with overlapped read and write operations and scalable address pipelining
CN1689117A (zh) * 2003-03-11 2005-10-26 富士通株式会社 存储装置
US20050185465A1 (en) * 2003-03-11 2005-08-25 Fujitsu Limited Memory device
JP3659252B2 (ja) 2003-03-28 2005-06-15 セイコーエプソン株式会社 ベクトルデータのアドレス参照方法およびベクトルプロセッサ
US6829191B1 (en) 2003-12-03 2004-12-07 Hewlett-Packard Development Company, L.P. Magnetic memory equipped with a read control circuit and an output control circuit
US8982649B2 (en) 2011-08-12 2015-03-17 Gsi Technology, Inc. Systems and methods involving multi-bank, dual- or multi-pipe SRAMs
US9268571B2 (en) * 2012-10-18 2016-02-23 Qualcomm Incorporated Selective coupling of an address line to an element bank of a vector register file
US9037835B1 (en) * 2013-10-24 2015-05-19 Arm Limited Data processing method and apparatus for prefetching
US10847212B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers
US10777262B1 (en) 2016-12-06 2020-09-15 Gsi Technology, Inc. Read data processing circuits and methods associated memory cells
US10770133B1 (en) 2016-12-06 2020-09-08 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits
US11227653B1 (en) 2016-12-06 2022-01-18 Gsi Technology, Inc. Storage array circuits and methods for computational memory cells
US10847213B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Write data processing circuits and methods associated with computational memory cells
US10943648B1 (en) 2016-12-06 2021-03-09 Gsi Technology, Inc. Ultra low VDD memory cell with ratioless write port
US10891076B1 (en) 2016-12-06 2021-01-12 Gsi Technology, Inc. Results processing circuits and methods associated with computational memory cells
US10249362B2 (en) 2016-12-06 2019-04-02 Gsi Technology, Inc. Computational memory cell and processing array device using the memory cells for XOR and XNOR computations
US10860320B1 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Orthogonal data transposition system and method during data transfers to/from a processing array
US10854284B1 (en) 2016-12-06 2020-12-01 Gsi Technology, Inc. Computational memory cell and processing array device with ratioless write port
US10725777B2 (en) 2016-12-06 2020-07-28 Gsi Technology, Inc. Computational memory cell and processing array device using memory cells
KR102664213B1 (ko) 2018-10-08 2024-05-08 삼성전자주식회사 인-메모리 프리페칭을 수행하는 메모리 장치 및 이를 포함하는 시스템
US10877731B1 (en) 2019-06-18 2020-12-29 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10930341B1 (en) 2019-06-18 2021-02-23 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10958272B2 (en) 2019-06-18 2021-03-23 Gsi Technology, Inc. Computational memory cell and processing array device using complementary exclusive or memory cells

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3833889A (en) * 1973-03-08 1974-09-03 Control Data Corp Multi-mode data processing system
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
JPS6015771A (ja) * 1983-07-08 1985-01-26 Hitachi Ltd ベクトルプロセッサ
US4633434A (en) * 1984-04-02 1986-12-30 Sperry Corporation High performance storage unit
JPS63225837A (ja) * 1987-03-13 1988-09-20 Fujitsu Ltd 距離付きベクトルアクセス方式
US5148536A (en) * 1988-07-25 1992-09-15 Digital Equipment Corporation Pipeline having an integral cache which processes cache misses and loads data in parallel
US4918600A (en) * 1988-08-01 1990-04-17 Board Of Regents, University Of Texas System Dynamic address mapping for conflict-free vector access
US5063533A (en) * 1989-04-10 1991-11-05 Motorola, Inc. Reconfigurable deinterleaver/interleaver for block oriented data
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage

Also Published As

Publication number Publication date
KR970006025B1 (ko) 1997-04-23
EP0515165A1 (de) 1992-11-25
US5768559A (en) 1998-06-16
KR920022117A (ko) 1992-12-19
JPH04343151A (ja) 1992-11-30
JP2625277B2 (ja) 1997-07-02
EP0515165B1 (de) 1999-08-11
DE69229763T2 (de) 1999-12-02

Similar Documents

Publication Publication Date Title
DE69229763D1 (de) Speicherzugriffsvorrichtung
DE69230810D1 (de) Halbleiterspeicheranordnung
DE69224315D1 (de) Halbleiterspeichervorrichtung
DE69208558D1 (de) Lagervorrichtung
DE69233305D1 (de) Halbleiterspeichervorrichtung
DE69322311D1 (de) Halbleiterspeicheranordnung
DE69322747D1 (de) Halbleiterspeicheranordnung
DE69322725D1 (de) Halbleiterspeicheranordnung
DE69121801D1 (de) Halbleiterspeicheranordnung
KR940011024U (ko) 반도체 메모리 장치
DE69216267D1 (de) Multiport-Speicher
DE69220101D1 (de) Halbleiterspeichereinrichtung
DE69219518D1 (de) Halbleiterspeicheranordnung
DE69218608D1 (de) Speicherabdeckung
DE69326494D1 (de) Halbleiterspeicheranordnung
DE69332966D1 (de) Halbleiterspeicherbauelement
DE69223333D1 (de) Halbleiterspeicheranordnung
DE69222793D1 (de) Halbleiterspeicheranordnung
DE69211901D1 (de) Lagervorrichtung
DE69322436D1 (de) Halbleiterspeicheranordnung
DE69324470D1 (de) Halbleiterspeicheranordnung
DE69227433D1 (de) Speicherzugriffseinrichtung
DE69225298D1 (de) Halbleiterspeichervorrichtung
DE69215555D1 (de) Halbleiterspeicheranordnung
IT1241318B (it) Dispositivo di indirizzamento di memoria

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee