DE69131734D1 - Datenprozessor mit verschachteltem DRAM-Speicher - Google Patents

Datenprozessor mit verschachteltem DRAM-Speicher

Info

Publication number
DE69131734D1
DE69131734D1 DE69131734T DE69131734T DE69131734D1 DE 69131734 D1 DE69131734 D1 DE 69131734D1 DE 69131734 T DE69131734 T DE 69131734T DE 69131734 T DE69131734 T DE 69131734T DE 69131734 D1 DE69131734 D1 DE 69131734D1
Authority
DE
Germany
Prior art keywords
nested
data processor
dram memory
dram
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69131734T
Other languages
English (en)
Other versions
DE69131734T2 (de
Inventor
Tsuneo Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69131734D1 publication Critical patent/DE69131734D1/de
Application granted granted Critical
Publication of DE69131734T2 publication Critical patent/DE69131734T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0607—Interleaved addressing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Memory System (AREA)
DE69131734T 1990-02-26 1991-02-26 Datenprozessor mit verschachteltem DRAM-Speicher Expired - Fee Related DE69131734T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2046089A JPH03248243A (ja) 1990-02-26 1990-02-26 情報処理装置

Publications (2)

Publication Number Publication Date
DE69131734D1 true DE69131734D1 (de) 1999-12-02
DE69131734T2 DE69131734T2 (de) 2000-06-08

Family

ID=12737262

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69131734T Expired - Fee Related DE69131734T2 (de) 1990-02-26 1991-02-26 Datenprozessor mit verschachteltem DRAM-Speicher

Country Status (4)

Country Link
US (1) US5274788A (de)
EP (1) EP0444601B1 (de)
JP (1) JPH03248243A (de)
DE (1) DE69131734T2 (de)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ATE179810T1 (de) * 1991-03-01 1999-05-15 Advanced Micro Devices Inc Mikroprozessor mit externem speicher
IT1244938B (it) * 1991-03-06 1994-09-13 Ezio Lefons Sistema di interrogazione dei dati nelle basi e banche di dati.
JPH04293135A (ja) * 1991-03-20 1992-10-16 Yokogawa Hewlett Packard Ltd メモリアクセス方式
CA2116985C (en) * 1993-03-11 1999-09-21 Cynthia J. Burns Memory system
US5410664A (en) * 1993-03-31 1995-04-25 Intel Corporation RAM addressing apparatus with lower power consumption and less noise generation
US5878273A (en) 1993-06-24 1999-03-02 Discovision Associates System for microprogrammable state machine in video parser disabling portion of processing stages responsive to sequence-- end token generating by token generator responsive to received data
JPH0713859A (ja) * 1993-06-25 1995-01-17 Mitsubishi Electric Corp 半導体記憶素子用コントローラ
US5634025A (en) * 1993-12-09 1997-05-27 International Business Machines Corporation Method and system for efficiently fetching variable-width instructions in a data processing system having multiple prefetch units
US5848258A (en) * 1994-06-30 1998-12-08 Digital Equipment Corporation Memory bank addressing scheme
JPH0822444A (ja) * 1994-07-05 1996-01-23 Matsushita Electric Ind Co Ltd データ転送装置
EP0700001B1 (de) * 1994-08-31 1999-11-03 Motorola, Inc. Verfahren zum synchronen Speicherzugriff
US5590299A (en) * 1994-10-28 1996-12-31 Ast Research, Inc. Multiprocessor system bus protocol for optimized accessing of interleaved storage modules
US5699315A (en) * 1995-03-24 1997-12-16 Texas Instruments Incorporated Data processing with energy-efficient, multi-divided module memory architectures
US5765182A (en) * 1995-04-13 1998-06-09 Lsi Logic Corporation Interleaving memory on separate boards
IN188196B (de) * 1995-05-15 2002-08-31 Silicon Graphics Inc
DE69615278T2 (de) * 1995-06-06 2002-06-27 Hewlett Packard Co SDRAM-Datenzuweisungsanordnung und -verfahren
US6470405B2 (en) 1995-10-19 2002-10-22 Rambus Inc. Protocol for communication with dynamic memory
US6810449B1 (en) 1995-10-19 2004-10-26 Rambus, Inc. Protocol for communication with dynamic memory
US5916311A (en) * 1996-03-27 1999-06-29 Matsushita Electric Industrial Co., Ltd. Bus controller and information processing device providing reduced idle cycle time during synchronization
US6209071B1 (en) 1996-05-07 2001-03-27 Rambus Inc. Asynchronous request/synchronous data dynamic random access memory
US5917839A (en) * 1996-06-07 1999-06-29 Texas Instruments Incoporated Apparatus and method for a read-modify-write operation in a dynamic random access memory
DE19750927B4 (de) * 1996-12-11 2007-10-18 Rohde & Schwarz Gmbh & Co. Kg Verfahren zum kontinuierlichen Auslesen einer Datenfolge aus einem Speicher
GB9704027D0 (en) * 1997-02-26 1997-04-16 Discovision Ass Memory manager for mpeg decoder
US6202133B1 (en) 1997-07-02 2001-03-13 Micron Technology, Inc. Method of processing memory transactions in a computer system having dual system memories and memory controllers
US6049855A (en) * 1997-07-02 2000-04-11 Micron Electronics, Inc. Segmented memory system employing different interleaving scheme for each different memory segment
WO1999019874A1 (en) 1997-10-10 1999-04-22 Rambus Incorporated Power control system for synchronous memory device
JP2000315173A (ja) * 1999-04-30 2000-11-14 Matsushita Electric Ind Co Ltd メモリ制御装置
EP1058216B1 (de) * 1999-06-04 2002-12-11 D'Udekem D'Acoz, Xavier Guy Bernard Speicherkarte
US7088604B2 (en) * 2001-03-15 2006-08-08 Micron Technology, Inc. Multi-bank memory
US6611451B1 (en) * 2002-06-28 2003-08-26 Texas Instruments Incorporated Memory array and wordline driver supply voltage differential in standby
US20040076044A1 (en) * 2002-07-09 2004-04-22 Farshid Nowshadi Method and system for improving access latency of multiple bank devices
JP4069078B2 (ja) * 2004-01-07 2008-03-26 松下電器産業株式会社 Ｄｒａｍ制御装置およびｄｒａｍ制御方法
JP5314612B2 (ja) 2010-02-04 2013-10-16 ルネサスエレクトロニクス株式会社 半導体記憶装置
CN114185486A (zh) * 2021-11-17 2022-03-15 深圳市德明利技术股份有限公司 一种dram存储器的数据写入方法和dram控制系统

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4378594A (en) * 1980-10-24 1983-03-29 Ncr Corporation High speed to low speed data buffering means
US4438512A (en) * 1981-09-08 1984-03-20 International Business Machines Corporation Method and apparatus for verifying storage apparatus addressing
JPS5831459A (ja) * 1981-08-19 1983-02-24 Hitachi Ltd 磁気バブルメモリ装置
US4740911A (en) * 1984-10-12 1988-04-26 Elxsi International Dynamically controlled interleaving
US4918587A (en) * 1987-12-11 1990-04-17 Ncr Corporation Prefetch circuit for a computer memory subject to consecutive addressing
US5089993B1 (en) * 1989-09-29 1998-12-01 Texas Instruments Inc Memory module arranged for data and parity bits

Also Published As

Publication number Publication date
EP0444601A3 (en) 1992-01-22
JPH03248243A (ja) 1991-11-06
EP0444601A2 (de) 1991-09-04
US5274788A (en) 1993-12-28
EP0444601B1 (de) 1999-10-27
DE69131734T2 (de) 2000-06-08

Similar Documents

Publication Publication Date Title
DE69131734D1 (de) Datenprozessor mit verschachteltem DRAM-Speicher
DE69432133T2 (de) Datenprozessor mit Cache-Speicher
DE69331448T2 (de) Dataprozessor mit einem Cachespeicher
DE69216469D1 (de) Serieller Zugriffspeicher
DE3876415D1 (de) Dynamischer direktzugriffsspeicher.
DE69132495T2 (de) Verteilter Verarbeitungsspeicher
DE69130580D1 (de) Cache-Speicheranordnung
DE69132434D1 (de) Textverarbeitungsgerät
DE69229763D1 (de) Speicherzugriffsvorrichtung
DE69124291D1 (de) Halbleiterspeicher mit verbesserter Leseanordnung
DE69027907D1 (de) Datenspeicherzugriff
DE69130889T2 (de) Datenspeichersystem
DE68902193D1 (de) Datenspeicheranordnung.
NL194627B (nl) Halfgeleidergeheugen met vooraf ingestelde gegevensfunctie.
DE69218608D1 (de) Speicherabdeckung
DE69213143D1 (de) Rechnerspeichersteuerungsanordnung
DE69227433T2 (de) Speicherzugriffseinrichtung
DE69204143D1 (de) Datenverarbeitungsanordnung mit Speicheranordnung.
DE69231028T2 (de) Serieller zugriffspeicher
DE68924568D1 (de) Datenspeichergerät.
DE69121809D1 (de) Multiportspeicher
DE69131338T2 (de) Cache-Speicheranordnung
DE69130967D1 (de) Rechnerspeicheranordnung
DE69224489T2 (de) Speicherzugriffssteuerung
DE69417077T2 (de) Festwertspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee