DE69129882D1 - Assoziatives DRAM-Redundanzschema mit variabler Satzgrösse - Google Patents

Assoziatives DRAM-Redundanzschema mit variabler Satzgrösse

Info

Publication number
DE69129882D1
DE69129882D1 DE69129882T DE69129882T DE69129882D1 DE 69129882 D1 DE69129882 D1 DE 69129882D1 DE 69129882 T DE69129882 T DE 69129882T DE 69129882 T DE69129882 T DE 69129882T DE 69129882 D1 DE69129882 D1 DE 69129882D1
Authority
DE
Germany
Prior art keywords
redundancy scheme
variable sentence
sentence size
associative
dram redundancy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69129882T
Other languages
English (en)
Other versions
DE69129882T2 (de
Inventor
Hiep V Tran
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Application granted granted Critical
Publication of DE69129882D1 publication Critical patent/DE69129882D1/de
Publication of DE69129882T2 publication Critical patent/DE69129882T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/80—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout
    • G11C29/808—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved layout using a flexible replacement scheme
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
DE69129882T 1990-06-19 1991-05-24 Assoziatives DRAM-Redundanzschema mit variabler Satzgrösse Expired - Fee Related DE69129882T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US54007490A 1990-06-19 1990-06-19

Publications (2)

Publication Number Publication Date
DE69129882D1 true DE69129882D1 (de) 1998-09-03
DE69129882T2 DE69129882T2 (de) 1999-03-04

Family

ID=24153881

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69129882T Expired - Fee Related DE69129882T2 (de) 1990-06-19 1991-05-24 Assoziatives DRAM-Redundanzschema mit variabler Satzgrösse

Country Status (5)

Country Link
EP (1) EP0465808B1 (de)
JP (1) JPH06139795A (de)
KR (1) KR100196312B1 (de)
CN (1) CN1058666A (de)
DE (1) DE69129882T2 (de)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0544247A3 (en) * 1991-11-27 1993-10-20 Texas Instruments Inc Memory architecture
KR960002777B1 (ko) * 1992-07-13 1996-02-26 삼성전자주식회사 반도체 메모리 장치의 로우 리던던시 장치
JP3230795B2 (ja) * 1995-09-29 2001-11-19 シャープ株式会社 読み出し専用半導体記憶装置
TW360822B (en) * 1997-03-31 1999-06-11 Ibm Method of making a memory fault-tolerant using a variable size redundancy replacement configuration
US5881003A (en) * 1997-07-16 1999-03-09 International Business Machines Corporation Method of making a memory device fault tolerant using a variable domain redundancy replacement configuration
US5978931A (en) * 1997-07-16 1999-11-02 International Business Machines Corporation Variable domain redundancy replacement configuration for a memory device
US5970000A (en) * 1998-02-02 1999-10-19 International Business Machines Corporation Repairable semiconductor integrated circuit memory by selective assignment of groups of redundancy elements to domains
KR100546175B1 (ko) * 1998-10-28 2006-04-14 주식회사 하이닉스반도체 로오 리페어장치
KR100378978B1 (ko) * 2000-07-21 2003-04-08 이숙미 트랜스글루타미나제를 이용한 콩단백질 필름 및 그 제조방법

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5928560Y2 (ja) * 1979-11-13 1984-08-17 富士通株式会社 冗長ビットを有する記憶装置
US4380066A (en) * 1980-12-04 1983-04-12 Burroughs Corporation Defect tolerant memory
US4745582A (en) * 1984-10-19 1988-05-17 Fujitsu Limited Bipolar-transistor type random access memory device having redundancy configuration
JPS62293598A (ja) * 1986-06-12 1987-12-21 Toshiba Corp 半導体記憶装置

Also Published As

Publication number Publication date
EP0465808A1 (de) 1992-01-15
DE69129882T2 (de) 1999-03-04
CN1058666A (zh) 1992-02-12
EP0465808B1 (de) 1998-07-29
JPH06139795A (ja) 1994-05-20
KR100196312B1 (ko) 1999-06-15
KR920001555A (ko) 1992-01-30

Similar Documents

Publication Publication Date Title
DE69130580T2 (de) Cache-Speicheranordnung
DE69125395T2 (de) Photochrome naphtopyrane
DE69130583T2 (de) Cache-Steuerungsanordnung
DE69529374T2 (de) Datenprozessor mit Teilassoziativer Einheit
DE69129138T2 (de) DRAM mit einem Wortleitungsbetriebsschaltungssystem
DE68927172D1 (de) Multiprozessorsystem mit cache-speichern
DE69432133T2 (de) Datenprozessor mit Cache-Speicher
DE69131674D1 (de) Rechneranordnung mit wählbarem Cache-Speichersubsystem
DE68923863D1 (de) Ein-/Ausgabecachespeicherung.
DE69322947T2 (de) DRAM mit variabler Wortleitungsauswahl
DE69132018D1 (de) Rechner mit Vorausholungs-Cache-Speicher
DE69229667T2 (de) Simulierte cachespeicher-assoziativität
DE69131919D1 (de) Speichererweiterung mit pseudo-linearer Bankumschaltung
DE69416538D1 (de) Assoziativspeicher
DE69033629T2 (de) Mikroprozessor mit Cache-Speicher
DE69113788D1 (de) Zugentlastungsmuffe mit schraube.
DE69030072T2 (de) Schneller Durchschreib-Cache-Speicher
DE69112475T2 (de) Speicheranordnung.
DE69129882D1 (de) Assoziatives DRAM-Redundanzschema mit variabler Satzgrösse
DE59107720D1 (de) Bakteriorhodopsin-Doppelmutanten
DE68924945T2 (de) Pufferspeicheranordnung.
DE68901356D1 (de) Cachespeicher mit pseudo-virtueller adressierung.
DE69131338T2 (de) Cache-Speicheranordnung
DE59208307D1 (de) Zwischenspeicher
DE69213973T2 (de) SRAM-Zelle mit geschichteter Kapazität

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee