DE69029238D1 - Serielle Datenübertragung - Google Patents

Serielle Datenübertragung

Info

Publication number
DE69029238D1
DE69029238D1 DE69029238T DE69029238T DE69029238D1 DE 69029238 D1 DE69029238 D1 DE 69029238D1 DE 69029238 T DE69029238 T DE 69029238T DE 69029238 T DE69029238 T DE 69029238T DE 69029238 D1 DE69029238 D1 DE 69029238D1
Authority
DE
Germany
Prior art keywords
slave
processor
control
data
frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69029238T
Other languages
English (en)
Other versions
DE69029238T2 (de
Inventor
Nicholas Simon Myers
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Psion Holdings Ltd
Original Assignee
Psion PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Psion PLC filed Critical Psion PLC
Application granted granted Critical
Publication of DE69029238D1 publication Critical patent/DE69029238D1/de
Publication of DE69029238T2 publication Critical patent/DE69029238T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Chemical Treatment Of Metals (AREA)
  • Communication Control (AREA)
DE69029238T 1989-09-19 1990-09-11 Serielle Datenübertragung Expired - Fee Related DE69029238T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB898921143A GB8921143D0 (en) 1989-09-19 1989-09-19 Serial data transmission

Publications (2)

Publication Number Publication Date
DE69029238D1 true DE69029238D1 (de) 1997-01-09
DE69029238T2 DE69029238T2 (de) 1997-05-28

Family

ID=10663287

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69029238T Expired - Fee Related DE69029238T2 (de) 1989-09-19 1990-09-11 Serielle Datenübertragung

Country Status (6)

Country Link
US (1) US5247657A (de)
EP (1) EP0419112B1 (de)
JP (1) JPH03201055A (de)
AT (1) ATE145738T1 (de)
DE (1) DE69029238T2 (de)
GB (1) GB8921143D0 (de)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5898890A (en) * 1992-03-27 1999-04-27 Ast Research, Inc. Method for transferring data between devices by generating a strobe pulse and clamping a clock line
US5428579A (en) * 1992-03-31 1995-06-27 Intel Corporation Flash memory card with power control register and jumpers
US5375222A (en) * 1992-03-31 1994-12-20 Intel Corporation Flash memory card with a ready/busy mask register
US5422855A (en) * 1992-03-31 1995-06-06 Intel Corporation Flash memory card with all zones chip enable circuitry
JP2957354B2 (ja) * 1992-05-13 1999-10-04 三菱電機株式会社 信号転送方法
US6523079B2 (en) 1993-02-19 2003-02-18 Elonex Ip Holdings Ltd Micropersonal digital assistant
JP3168552B2 (ja) * 1993-12-17 2001-05-21 インターナショナル・ビジネス・マシーンズ・コーポレ−ション メモリ・アクセス制御システム及びその方法
US5793993A (en) * 1995-01-26 1998-08-11 General Magic, Inc. Method for transmitting bus commands and data over two wires of a serial bus
JPH09507938A (ja) * 1995-04-18 1997-08-12 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン 処理装置からクロックへのインターフェース
JP3297249B2 (ja) * 1995-05-26 2002-07-02 三菱電機株式会社 分散型リモートｉ／ｏ式制御システムの制御方法
US5812861A (en) * 1995-06-22 1998-09-22 Intel Corporation Override signal for forcing a powerdown of a flash memory
EP0783797B1 (de) * 1995-07-21 2003-11-05 Koninklijke Philips Electronics N.V. Vorrichtung zur drahtlosen digitalen kommunikation und pulsformungsnetzwerk
US5892956A (en) * 1995-12-19 1999-04-06 Advanced Micro Devices, Inc. Serial bus for transmitting interrupt information in a multiprocessing system
TW386204B (en) * 1997-12-12 2000-04-01 Winbond Electronics Corp State protocol structure of a serial interface
KR100342977B1 (ko) * 1998-09-28 2002-09-18 주식회사 하이닉스반도체 반도체메모리장치용어드레스콘트롤회로
WO2000026803A1 (en) * 1998-11-02 2000-05-11 Cardsoft International Pty Limited Improved computing system and computing device
JP2001175584A (ja) * 1999-12-16 2001-06-29 Ricoh Co Ltd オプション機器の制御方法
US6785734B1 (en) 2000-04-10 2004-08-31 International Business Machines Corporation System and method for processing control information from a general through a data processor when a control processor of a network processor being congested
US6807640B2 (en) * 2001-05-08 2004-10-19 Intersil Americas, Inc. Programmable interface controller suitable for spanning clock domains
KR100440975B1 (ko) * 2002-08-19 2004-07-21 삼성전자주식회사 직렬 데이터 전송방법 및 장치
US7574277B2 (en) * 2003-10-10 2009-08-11 Mitsubishi Denki Kabushiki Kaisha Control system utilizing serial communication
JP2005236649A (ja) * 2004-02-19 2005-09-02 Pioneer Electronic Corp 通信制御プログラム
US20050259609A1 (en) * 2004-05-20 2005-11-24 Hansquine David W Single wire bus interface
US20060031618A1 (en) * 2004-05-20 2006-02-09 Hansquine David W Single wire and three wire bus interoperability
US7328299B2 (en) * 2004-11-23 2008-02-05 Atmel Corporation Interface for compressed data transfer between host system and parallel data processing system
CN101226511B (zh) * 2007-01-18 2010-09-29 鸿富锦精密工业（深圳）有限公司 信号传输架构
USD635568S1 (en) 2009-06-09 2011-04-05 Data Ltd., Inc. Tablet computer
USD654499S1 (en) 2009-06-09 2012-02-21 Data Ltd., Inc. Tablet computer
USD638834S1 (en) 2009-10-05 2011-05-31 Data Ltd., Inc. Tablet computer
USD690296S1 (en) 2011-02-01 2013-09-24 Data Ltd., Inc. Tablet computer
GB2538245B (en) 2015-05-11 2017-06-14 Cirrus Logic Int Semiconductor Ltd Digital accessory interface
GB2579143B (en) * 2015-08-25 2020-07-15 Ultrasoc Technologies Ltd Packet data protocol
GB2541681B (en) 2015-08-25 2020-01-08 Ultrasoc Technologies Ltd Packet data protocol
US20170371830A1 (en) * 2016-06-28 2017-12-28 Qualcomm Incorporated Accelerated i3c master stop
US10209755B2 (en) * 2017-01-30 2019-02-19 Arm Limited No-operation power state command
CN115173998A (zh) * 2022-07-05 2022-10-11 浙江中控技术股份有限公司 一种多处理器交互通信方法、系统及存储介质

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4272675A (en) * 1979-05-30 1981-06-09 Ncr Corporation Symbol processing system
FR2483713A1 (fr) * 1980-05-30 1981-12-04 Cii Honeywell Bull Dispositif pour la transmission de signaux entre deux stations de traitement de l'information
US4393501A (en) * 1981-02-26 1983-07-12 General Electric Company Line protocol for communication system
US4481572A (en) * 1981-10-13 1984-11-06 Teledyne Industries, Inc. Multiconfigural computers utilizing a time-shared bus
US4574348A (en) * 1983-06-01 1986-03-04 The Boeing Company High speed digital signal processor architecture
CA1242283A (en) * 1984-11-30 1988-09-20 Ikio Yoshida Serial interface system flexibly applicable to a one- to-plurality connection
JP2610821B2 (ja) * 1986-01-08 1997-05-14 株式会社日立製作所 マルチプロセツサシステム

Also Published As

Publication number Publication date
JPH03201055A (ja) 1991-09-02
ATE145738T1 (de) 1996-12-15
DE69029238T2 (de) 1997-05-28
EP0419112B1 (de) 1996-11-27
EP0419112A2 (de) 1991-03-27
GB8921143D0 (en) 1989-11-08
US5247657A (en) 1993-09-21
EP0419112A3 (en) 1991-04-10

Similar Documents

Publication Publication Date Title
ATE145738T1 (de) Serielle datenübertragung
JPS55123736A (en) Interrupt control system
JPS5533232A (en) Sequential controller
JPS55127652A (en) Mutual supervision system between computers
JPS5627441A (en) Printer unit
JPS563496A (en) Memory control circuit
JPS5657111A (en) Sequence controller
JPS575142A (en) Data processor with interface function
JPS55125598A (en) Restoration system of memory content
JPS5582358A (en) Error collection system of central processing unit
JPS56164357A (en) Controller of action of copying machine
JPS5587220A (en) Interface controller
JPS52149038A (en) Interface system
JPS649561A (en) Computer
JPS5422137A (en) Bus line chekcing device
JPS5597655A (en) Memory access system
JPS5714931A (en) Interruption controlling system
JPS6481057A (en) Memory device
JPS55131854A (en) Trace processing system of data processor
JPS5251837A (en) Execution order control system of microprogram in data processing unit
JPS6473389A (en) Control of information display device
FR2449928A1 (fr) Systeme de traitement de donnees
JPS55122287A (en) Data processing system
JPS57212697A (en) Information processor
JPS6421644A (en) Microprogram evaluation system

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee