DE68924213D1 - Standard-Zellen mit Flip-Flops. - Google Patents

Standard-Zellen mit Flip-Flops.

Info

Publication number
DE68924213D1
DE68924213D1 DE68924213T DE68924213T DE68924213D1 DE 68924213 D1 DE68924213 D1 DE 68924213D1 DE 68924213 T DE68924213 T DE 68924213T DE 68924213 T DE68924213 T DE 68924213T DE 68924213 D1 DE68924213 D1 DE 68924213D1
Authority
DE
Germany
Prior art keywords
flops
flip
standard cells
cells
standard
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE68924213T
Other languages
English (en)
Other versions
DE68924213T2 (de
Inventor
Tohru Sasaki
Takeji Tokumaru
Tsuneaki Kudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Electronic Device Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Microelectronics Corp filed Critical Toshiba Corp
Publication of DE68924213D1 publication Critical patent/DE68924213D1/de
Application granted granted Critical
Publication of DE68924213T2 publication Critical patent/DE68924213T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/06—Arrangements for interconnecting storage elements electrically, e.g. by wiring
    • G11C5/063—Voltage and signal distribution in integrated semi-conductor memory access lines, e.g. word-line, bit-line, cross-over resistance, propagation delay
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
DE68924213T 1988-07-19 1989-07-19 Standard-Zellen mit Flip-Flops. Expired - Fee Related DE68924213T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63178214A JPH0229124A (ja) 1988-07-19 1988-07-19 スタンダードセル

Publications (2)

Publication Number Publication Date
DE68924213D1 true DE68924213D1 (de) 1995-10-19
DE68924213T2 DE68924213T2 (de) 1996-04-04

Family

ID=16044580

Family Applications (1)

Application Number Title Priority Date Filing Date
DE68924213T Expired - Fee Related DE68924213T2 (de) 1988-07-19 1989-07-19 Standard-Zellen mit Flip-Flops.

Country Status (5)

Country Link
US (1) US5029279A (de)
EP (1) EP0351819B1 (de)
JP (1) JPH0229124A (de)
KR (1) KR920010213B1 (de)
DE (1) DE68924213T2 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2622612B2 (ja) * 1989-11-14 1997-06-18 三菱電機株式会社 集積回路
JPH03257949A (ja) * 1990-03-06 1991-11-18 Advanced Micro Devices Inc 遅延回路
US5208764A (en) * 1990-10-29 1993-05-04 Sun Microsystems, Inc. Method for optimizing automatic place and route layout for full scan circuits
TW198159B (de) * 1991-05-31 1993-01-11 Philips Gloeicampenfabrieken Nv
JP3026387B2 (ja) * 1991-08-23 2000-03-27 沖電気工業株式会社 半導体集積回路
US5396129A (en) * 1992-05-25 1995-03-07 Matsushita Electronics Corporation Semiconductor integrated circuit apparatus comprising clock signal line formed in a ring shape
US5508938A (en) * 1992-08-13 1996-04-16 Fujitsu Limited Special interconnect layer employing offset trace layout for advanced multi-chip module packages
US5387825A (en) * 1992-08-20 1995-02-07 Texas Instruments Incorporated Glitch-eliminator circuit
JP3048471B2 (ja) * 1992-09-08 2000-06-05 沖電気工業株式会社 クロック供給回路及びクロックスキュー調整方法
EP0613074B1 (de) * 1992-12-28 1998-04-01 Advanced Micro Devices, Inc. Mikroprozessorschaltung mit zwei Taktsignalen
US5444407A (en) * 1992-12-28 1995-08-22 Advanced Micro Devices, Inc. Microprocessor with distributed clock generators
US5444406A (en) * 1993-02-08 1995-08-22 Advanced Micro Devices, Inc. Self-adjusting variable drive strength buffer circuit and method for controlling the drive strength of a buffer circuit
DE4422784C2 (de) * 1994-06-29 1999-05-27 Texas Instruments Deutschland Schaltungsanordnung mit wenigstens einer Schaltungseinheit wie einem Register, einer Speicherzelle, einer Speicheranordnung oder dergleichen
US5742832A (en) * 1996-02-09 1998-04-21 Advanced Micro Devices Computer system with programmable driver output's strengths responsive to control signal matching preassigned address range
US6211703B1 (en) * 1996-06-07 2001-04-03 Hitachi, Ltd. Signal transmission system
JPH11186506A (ja) * 1997-12-24 1999-07-09 Mitsubishi Electric Corp 集積回路
JP2007299800A (ja) 2006-04-27 2007-11-15 Nec Electronics Corp 半導体集積回路装置
US8018052B2 (en) * 2007-06-29 2011-09-13 Stats Chippac Ltd. Integrated circuit package system with side substrate having a top layer
JP2009152822A (ja) * 2007-12-20 2009-07-09 Spansion Llc 記憶装置
US11095272B2 (en) * 2018-09-21 2021-08-17 Taiwan Semiconductor Manufacturing Company, Ltd. Flip-flop cell

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3747064A (en) * 1971-06-30 1973-07-17 Ibm Fet dynamic logic circuit and layout
JPS5925381B2 (ja) * 1977-12-30 1984-06-16 富士通株式会社 半導体集積回路装置
JPS55115352A (en) * 1979-02-27 1980-09-05 Fujitsu Ltd Clock distributing circuit of ic device
JPS5969948A (ja) * 1982-10-15 1984-04-20 Fujitsu Ltd マスタ−スライス型半導体集積回路
US4694403A (en) * 1983-08-25 1987-09-15 Nec Corporation Equalized capacitance wiring method for LSI circuits
JPS6341048A (ja) * 1986-08-06 1988-02-22 Mitsubishi Electric Corp 標準セル方式大規模集積回路
JPH0815210B2 (ja) * 1987-06-04 1996-02-14 日本電気株式会社 マスタスライス方式集積回路
JPH0828421B2 (ja) * 1987-08-27 1996-03-21 株式会社東芝 半導体集積回路装置

Also Published As

Publication number Publication date
JPH0481895B2 (de) 1992-12-25
EP0351819A2 (de) 1990-01-24
JPH0229124A (ja) 1990-01-31
KR920010213B1 (ko) 1992-11-21
EP0351819B1 (de) 1995-09-13
KR900002564A (ko) 1990-02-28
EP0351819A3 (en) 1990-11-28
DE68924213T2 (de) 1996-04-04
US5029279A (en) 1991-07-02

Similar Documents

Publication Publication Date Title
ATE114553T1 (de) Film mit schwacher schrumpfenergie.
DE68912680D1 (de) Briefumschlag mit Rücksendeumschlag.
DE344894T1 (de) Speicherzelle.
DE3786247D1 (de) Lanzette mit rueckfuehrung.
DE68923061T2 (de) Sonnenzelle.
NO893805D0 (no) Brenselcelle.
FI891370A (fi) Vattenloesliga fyllmedel.
DE3870716D1 (de) Tastatur mit modifizierbarer konfiguration.
DE68924213T2 (de) Standard-Zellen mit Flip-Flops.
NO893484D0 (no) Brenselcelle.
FI883806A (fi) Spirallindat roer.
DE58900841D1 (de) Mikrodurchflusszelle.
DE3878687T2 (de) Spektrometer mit fotodiodenanordnung.
DE68909732D1 (de) Photoleitende zelle.
FI883527A (fi) Elektrolytisk cell.
FI893497A (fi) Elektrokemisk cell med dubbelverkande elektrod.
NL192550B (nl) Brandstofcel.
FI893785A0 (fi) Invaendigt oxiderade roer.
DE68910905T2 (de) Sonnenzelle.
FI883817A (fi) Elektriskt uppvaermd bastuugn.
DE69016747T2 (de) Knopfzelle mit Leiteranschlüssen.
DE68915211T2 (de) Standardzelle.
DE68908639T2 (de) Brennstoffzelle.
FI884835A0 (fi) Elektrisk cell.
FI880729A (fi) Fuktbestaendiga hudvaordskompositioner.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee