DE60319051D1 - Methode zur Verhinderung von Manipulation an einem Schaltkreis - Google Patents

Methode zur Verhinderung von Manipulation an einem Schaltkreis

Info

Publication number
DE60319051D1
DE60319051D1 DE60319051T DE60319051T DE60319051D1 DE 60319051 D1 DE60319051 D1 DE 60319051D1 DE 60319051 T DE60319051 T DE 60319051T DE 60319051 T DE60319051 T DE 60319051T DE 60319051 D1 DE60319051 D1 DE 60319051D1
Authority
DE
Germany
Prior art keywords
circuit
preventing manipulation
manipulation
preventing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60319051T
Other languages
English (en)
Other versions
DE60319051T2 (de
Inventor
Yuichi Okuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Application granted granted Critical
Publication of DE60319051D1 publication Critical patent/DE60319051D1/de
Publication of DE60319051T2 publication Critical patent/DE60319051T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/57—Protection from inspection, reverse engineering or tampering
    • H01L23/576—Protection from inspection, reverse engineering or tampering using active circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/073—Special arrangements for circuits, e.g. for protecting identification code in memory
    • G06K19/07309—Means for preventing undesired reading or writing from or onto record carriers
    • G06K19/07372—Means for preventing undesired reading or writing from or onto record carriers by detecting tampering with the circuit
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protecting against loss of information
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
DE60319051T 2002-12-13 2003-12-09 Methode zur Verhinderung von Manipulation an einem Schaltkreis Expired - Lifetime DE60319051T2 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2002362672 2002-12-13
JP2002362672 2002-12-13
JP2003323923A JP4497874B2 (ja) 2002-12-13 2003-09-17 半導体集積回路及びｉｃカード
JP2003323923 2003-09-17

Publications (2)

Publication Number Publication Date
DE60319051D1 true DE60319051D1 (de) 2008-03-27
DE60319051T2 DE60319051T2 (de) 2009-02-05

Family

ID=32328400

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60319051T Expired - Lifetime DE60319051T2 (de) 2002-12-13 2003-12-09 Methode zur Verhinderung von Manipulation an einem Schaltkreis

Country Status (6)

Country Link
US (6) US7042752B2 (de)
EP (1) EP1429227B1 (de)
JP (1) JP4497874B2 (de)
KR (1) KR20040053803A (de)
DE (1) DE60319051T2 (de)
TW (2) TW200419720A (de)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3822768B2 (ja) * 1999-12-03 2006-09-20 株式会社ルネサステクノロジ Ｉｃカードの製造方法
US7339822B2 (en) 2002-12-06 2008-03-04 Sandisk Corporation Current-limited latch
JPWO2005027403A1 (ja) * 2003-09-11 2006-11-24 株式会社ルネサステクノロジ 情報処理装置
AU2003288861A1 (en) * 2003-12-18 2005-07-05 Telefonaktiebolaget Lm Ericsson (Publ) Exchangeable module for additional functionality
JP4290568B2 (ja) * 2004-01-07 2009-07-08 アルゼ株式会社 携帯電話機及び携帯電話機の制御方法
TWI291237B (en) * 2005-10-07 2007-12-11 Integrated Digital Technologie Photo detector array
JP4805655B2 (ja) * 2005-10-28 2011-11-02 株式会社東芝 半導体記憶装置
DE102005058238B4 (de) * 2005-12-06 2008-08-14 Infineon Technologies Ag Detektorschaltung zur Erfassung einer externen Manipulation einer elektrischen Schaltung sowie Verfahren zum Betreiben einer Schaltungsanordnung, bei dem externe Manipulation erfasst werden
KR101285051B1 (ko) * 2006-05-04 2013-07-10 엘지디스플레이 주식회사 광검출 장치, 그를 이용한 액정표시장치 및 그의 구동방법
JP2007310640A (ja) * 2006-05-18 2007-11-29 Renesas Technology Corp 半導体集積回路およびそれを用いたｉｃカード
KR100884566B1 (ko) * 2006-11-16 2009-02-19 삼성전자주식회사 레이저 어택 검출기를 갖는 스마트 카드
KR100837275B1 (ko) * 2006-12-06 2008-06-11 삼성전자주식회사 빛을 감지하는 스마트 카드
JP4987584B2 (ja) * 2007-06-20 2012-07-25 ルネサスエレクトロニクス株式会社 半導体集積回路およびそれを用いたｉｃカード
KR100929348B1 (ko) 2007-06-22 2009-12-03 삼성전자주식회사 비정상 동작을 감시하기 위한 반도체 장치 및 방법
CN103095309A (zh) * 2007-08-16 2013-05-08 瑞萨电子株式会社 微型计算机系统
KR101477630B1 (ko) * 2007-10-09 2014-12-30 삼성전자주식회사 빛 공격을 검출할 수 있는 메모리 장치 및 그 방법
DE102007051788A1 (de) 2007-10-30 2009-05-14 Giesecke & Devrient Gmbh Halbleiterchip mit einer Schutzschicht und Verfahren zum Betrieb eines Halbleiterchip
US7547358B1 (en) * 2008-03-03 2009-06-16 Shapiro Zalman M System and method for diamond deposition using a liquid-solvent carbon-transfer mechanism
US8604521B2 (en) * 2008-08-21 2013-12-10 United Microelectronics Corp. Optically controlled read only memory
US20100059729A1 (en) * 2008-09-09 2010-03-11 Ovonyx, Inc. Apparatus and method for memory
EP2164053A1 (de) * 2008-09-11 2010-03-17 Gemplus Verfahren zum selbständigen Gegenangriff als Reaktion auf einen oder mehrere physische Angriffe, und entsprechende Vorrichtung
US8264899B2 (en) * 2008-11-19 2012-09-11 Stmicroelectronics International N.V. Assistance in reset of data storage array
US8423837B2 (en) * 2009-02-13 2013-04-16 Texas Instruments Incorporated High reliability and low power redundancy for memory
US9735781B2 (en) 2009-02-24 2017-08-15 Syphermedia International, Inc. Physically unclonable camouflage structure and methods for fabricating same
US10691860B2 (en) 2009-02-24 2020-06-23 Rambus Inc. Secure logic locking and configuration with camouflaged programmable micro netlists
US8151235B2 (en) * 2009-02-24 2012-04-03 Syphermedia International, Inc. Camouflaging a standard cell based integrated circuit
US8418091B2 (en) 2009-02-24 2013-04-09 Syphermedia International, Inc. Method and apparatus for camouflaging a standard cell based integrated circuit
US8510700B2 (en) * 2009-02-24 2013-08-13 Syphermedia International, Inc. Method and apparatus for camouflaging a standard cell based integrated circuit with micro circuits and post processing
US8111089B2 (en) * 2009-05-28 2012-02-07 Syphermedia International, Inc. Building block for a secure CMOS logic cell library
IL199272A0 (en) * 2009-06-10 2012-07-16 Nds Ltd Protection of secret value using hardware instability
DK2483845T3 (da) * 2009-09-29 2014-07-07 Nagraid Security S A Bærbart elektronisk apparat, som er forsynet med en optisk kontakt, især et elektronisk kort
JP5519308B2 (ja) * 2010-02-05 2014-06-11 ルネサスエレクトロニクス株式会社 半導体集積回路及びデータ処理システム
EP2564779B1 (de) * 2010-04-30 2017-08-30 Konica Minolta Medical & Graphic, Inc. Vorrichtung zur aufnahme von röntgenbildern
KR101665562B1 (ko) 2010-11-05 2016-10-25 삼성전자주식회사 검출 회로, 그 검출 방법, 및 이를 포함하는 메모리 시스템
US8816470B2 (en) 2011-04-21 2014-08-26 International Business Machines Corporation Independently voltage controlled volume of silicon on a silicon on insulator chip
US8525245B2 (en) 2011-04-21 2013-09-03 International Business Machines Corporation eDRAM having dynamic retention and performance tradeoff
US8492207B2 (en) 2011-04-21 2013-07-23 International Business Machines Corporation Implementing eFuse circuit with enhanced eFuse blow operation
US8456187B2 (en) * 2011-04-21 2013-06-04 International Business Machines Corporation Implementing temporary disable function of protected circuitry by modulating threshold voltage of timing sensitive circuit
US20120326260A1 (en) * 2011-06-21 2012-12-27 William French Photodiode that incorporates a charge balanced set of alternating n and p doped semiconductor regions
EP2541599A1 (de) * 2011-06-28 2013-01-02 Nxp B.V. Sicherheitshalbleiterprodukt
EP2780938B1 (de) * 2011-11-18 2015-09-30 Tubitak Aktive abschirmung mit elektrisch konfigurierbaren verbindungen
US9911470B2 (en) 2011-12-15 2018-03-06 Nvidia Corporation Fast-bypass memory circuit
FR2991083A1 (fr) * 2012-05-24 2013-11-29 St Microelectronics Grenoble 2 Procede et dispositif de protection d'un circuit integre contre des attaques par sa face arriere
CN103632712A (zh) 2012-08-27 2014-03-12 辉达公司 存储单元和存储器
JP5954872B2 (ja) * 2012-09-20 2016-07-20 ルネサスエレクトロニクス株式会社 半導体集積回路
US9685207B2 (en) 2012-12-04 2017-06-20 Nvidia Corporation Sequential access memory with master-slave latch pairs and method of operating
US10141930B2 (en) 2013-06-04 2018-11-27 Nvidia Corporation Three state latch
WO2015008335A1 (ja) 2013-07-16 2015-01-22 三菱電機株式会社 半導体装置
DE102013112931A1 (de) * 2013-11-22 2015-05-28 Infineon Technologies Ag Chipanordnung und Verfahren zum Überprüfen, ob ein Chip in einem vorgesehenen Chipträger angeordnet ist
US9559066B2 (en) * 2014-06-12 2017-01-31 Broadcom Corporation Systems and methods for detecting and preventing optical attacks
KR102341264B1 (ko) * 2015-02-02 2021-12-20 삼성전자주식회사 래치를 이용한 레이저 검출기 및 이를 포함하는 반도체 장치
US9941004B2 (en) 2015-12-30 2018-04-10 International Business Machines Corporation Integrated arming switch and arming switch activation layer for secure memory
FR3063597A1 (fr) * 2017-03-06 2018-09-07 Stmicroelectronics (Rousset) Sas Architecture de puce electronique
US11200386B2 (en) * 2018-09-27 2021-12-14 Apple Inc. Electronic card having an electronic interface
US11571766B2 (en) 2018-12-10 2023-02-07 Apple Inc. Laser marking of an electronic device through a cover
US10923596B2 (en) 2019-03-08 2021-02-16 Rambus Inc. Camouflaged FinFET and method for producing same
US11299421B2 (en) 2019-05-13 2022-04-12 Apple Inc. Electronic device enclosure with a glass member having an internal encoded marking
US11139256B2 (en) 2019-08-21 2021-10-05 Micron Technology, Inc. Tamper-resistant integrated circuits, and related methods
US11171095B1 (en) 2020-04-22 2021-11-09 Globalfoundries U.S. Inc. Active attack prevention for secure integrated circuits using latchup sensitive diode circuit
US11121097B1 (en) 2020-05-22 2021-09-14 Globalfoundries U.S. Inc. Active x-ray attack prevention device
EP3979136A4 (de) 2020-08-07 2022-06-15 Shenzhen Goodix Technology Co., Ltd. Schaltung zur erkennung von laserfehlerinjektionsattacken für einen chip und sicherheitschip
US11437329B2 (en) 2020-10-14 2022-09-06 Globalfoundries U.S. Inc. Anti-tamper x-ray blocking package
US11815717B2 (en) 2021-11-12 2023-11-14 Globalfoundries U.S. Inc. Photonic chip security structure

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3746863A (en) * 1972-03-15 1973-07-17 Exotron Ind Ltd Light curtain control for a switch
US5117457A (en) * 1986-11-05 1992-05-26 International Business Machines Corp. Tamper resistant packaging for information protection in electronic circuitry
FR2619959B1 (fr) 1987-08-31 1991-06-14 Thomson Semiconducteurs Circuit de detection de lumiere
US4962484A (en) * 1988-01-25 1990-10-09 Hitachi, Ltd. Non-volatile memory device
US5157335A (en) * 1989-08-18 1992-10-20 Houston Theodore W On-chip error detection circuit
US5361033A (en) * 1991-07-25 1994-11-01 Texas Instruments Incorporated On chip bi-stable power-spike detection circuit
US5053992A (en) 1990-10-04 1991-10-01 General Instrument Corporation Prevention of inspection of secret data stored in encapsulated integrated circuit chip
CA2035697A1 (en) * 1991-02-05 1992-08-06 Brian James Smyth Encryption apparatus for computer device
US6782479B1 (en) * 1991-04-26 2004-08-24 Raytheon Company Apparatus and method for inhibiting analysis of a secure circuit
US5533123A (en) * 1994-06-28 1996-07-02 National Semiconductor Corporation Programmable distributed personal security
GB9514096D0 (en) * 1995-07-11 1995-09-13 Homewood Clive R Security device
JP3440763B2 (ja) * 1996-10-25 2003-08-25 富士ゼロックス株式会社 暗号化装置、復号装置、機密データ処理装置、及び情報処理装置
IL129767A0 (en) * 1996-12-12 2000-02-29 Prolume Ltd Apparatus and method for detecting and identifying infectious agents
JP3887826B2 (ja) * 1997-03-12 2007-02-28 セイコーエプソン株式会社 表示装置及び電子機器
JP4212068B2 (ja) * 1997-05-19 2009-01-21 ローム株式会社 Ｉｃカードおよびｉｃチップモジュール
JP3920973B2 (ja) * 1997-09-25 2007-05-30 ローム株式会社 内部情報保護回路付きｉｃ
JPH11272829A (ja) 1998-03-19 1999-10-08 Hitachi Ltd 電子マネーカード
DE19855209A1 (de) * 1998-11-30 2000-06-08 Digital Design Gmbh Verfahren und Vorrichtung zum Schutz von Gegenständen oder Informationen gegen unberechtigten Zugriff
JP3641149B2 (ja) 1998-12-18 2005-04-20 日本電信電話株式会社 自己破壊型半導体装置
JP3523102B2 (ja) * 1999-01-27 2004-04-26 シャープ株式会社 半導体集積回路装置
US6297984B1 (en) * 1999-12-29 2001-10-02 Tower Semiconductor Ltd. Structure and method for protecting integrated circuits during plasma processing
DE10101995A1 (de) 2001-01-18 2002-07-25 Philips Corp Intellectual Pty Schaltungsanordnung und Verfahren zum Schützen mindestens einer Chipanordnung vor Manipulation und/oder vor Mißbrauch
US7145914B2 (en) * 2001-12-31 2006-12-05 Maxxan Systems, Incorporated System and method for controlling data paths of a network processor subsystem

Also Published As

Publication number Publication date
US7042752B2 (en) 2006-05-09
EP1429227A3 (de) 2006-01-25
US20110168875A1 (en) 2011-07-14
EP1429227B1 (de) 2008-02-13
DE60319051T2 (de) 2009-02-05
TWI475644B (zh) 2015-03-01
TW200419720A (en) 2004-10-01
US8488360B2 (en) 2013-07-16
JP4497874B2 (ja) 2010-07-07
US20070189051A1 (en) 2007-08-16
TWI341569B (de) 2011-05-01
US7535744B2 (en) 2009-05-19
TW201123354A (en) 2011-07-01
JP2004206680A (ja) 2004-07-22
US7295455B2 (en) 2007-11-13
US20090224143A1 (en) 2009-09-10
US20080031031A1 (en) 2008-02-07
EP1429227A2 (de) 2004-06-16
KR20040053803A (ko) 2004-06-24
US20040120195A1 (en) 2004-06-24
US20070189055A1 (en) 2007-08-16

Similar Documents

Publication Publication Date Title
DE60319051D1 (de) Methode zur Verhinderung von Manipulation an einem Schaltkreis
DE60321130D1 (de) Variation von parametern zur neurostimulation
DE602004005291D1 (de) Verfahren und Schaltungsanordnung zur Datenrückgewinnung
DE10392630D2 (de) Verfahren zur digitalen Filterung
DE60325210D1 (de) Verfahren und systeme zur bereitstellung von ergänzendem kontextinhalt
DE60328844D1 (de) Verfahren zur Tonererstellung
DE60313283D1 (de) Verfahren zur zusammenfassung von unbekanntem videoinhalt
DE60306844T8 (de) Methode und System zur Datenaktualisierung
DE60234305D1 (de) Schaltung zur Kontrastkorrektur
DE60314659D1 (de) System und Verfahren zur Entdeckung und Einstellung von einem Server
DE60125710D1 (de) Manipulationssichere Methode zur modularen Multiplikation
DE602004026698D1 (de) Verfahren zur gemeinsmen benutzung von multimedia-daten
ATE437486T1 (de) Verfahren zur konfiguration von physischen kanälen
DE112004001806D2 (de) Verfahren zur Selbstjustierenden Verkleinerung von Strukturen
DE602004001167D1 (de) Verfahren zur adaptiver Zuweisung von Walsh-Codes
DE60318701D1 (de) Verfahren zur verbesserung der effizienz der tierzüchtung
DE502004005149D1 (de) Fräsverfahren zur fertigung von bauteilen
ATE505811T1 (de) Verfahren zur nassbehandlung von scheibenförmigen gegenständen
DE50303241D1 (de) Verfahren zur bereitstellung von abwesenheitsinformation
DE60315047D1 (de) Halbleiterschaltung zur Begrenzung von Datenzugang
DE60223812D1 (de) Methode zur virusvermehrung
DE60218988D1 (de) Verfahren zur bakterienunterstützten haldenauslaugung von chalkopyrit
DE50301044D1 (de) Verfahren zur auswahl von transpondern
DE60301283D1 (de) Verfahren zur Bestimmung von Biopolymeren
DE60336205D1 (de) Verfahren zur Betriebsmodusnotifizierung.

Legal Events

Date Code Title Description
8381 Inventor (new situation)

Inventor name: OKUDA, YUICHI, CHIYODA-KU TOKYO 100-6334, JP

8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: RENESAS ELECTRONICS CORP., KAWASAKI-SHI, KANAG, JP