DE60225426T2 - Fraktional-n-frequenzsynthesizer mit fraktional-kompensationsverfahren - Google Patents
Fraktional-n-frequenzsynthesizer mit fraktional-kompensationsverfahren Download PDFInfo
- Publication number
- DE60225426T2 DE60225426T2 DE60225426T DE60225426T DE60225426T2 DE 60225426 T2 DE60225426 T2 DE 60225426T2 DE 60225426 T DE60225426 T DE 60225426T DE 60225426 T DE60225426 T DE 60225426T DE 60225426 T2 DE60225426 T2 DE 60225426T2
- Authority
- DE
- Germany
- Prior art keywords
- signal
- phase
- locked loop
- output
- loop according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 30
- 239000003990 capacitor Substances 0.000 claims description 42
- 238000001514 detection method Methods 0.000 claims description 10
- 230000003111 delayed effect Effects 0.000 claims description 6
- 230000001276 controlling effect Effects 0.000 claims 1
- 238000005086 pumping Methods 0.000 claims 1
- 230000001105 regulatory effect Effects 0.000 claims 1
- 230000007613 environmental effect Effects 0.000 abstract description 5
- 238000009966 trimming Methods 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 27
- 238000005070 sampling Methods 0.000 description 21
- 101100171060 Caenorhabditis elegans div-1 gene Proteins 0.000 description 6
- 238000004891 communication Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000003595 spectral effect Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000002452 interceptive effect Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 101100420776 Arabidopsis thaliana SYN1 gene Proteins 0.000 description 1
- VUDQSRFCCHQIIU-UHFFFAOYSA-N DIF1 Natural products CCCCCC(=O)C1=C(O)C(Cl)=C(OC)C(Cl)=C1O VUDQSRFCCHQIIU-UHFFFAOYSA-N 0.000 description 1
- 101150001108 DIF1 gene Proteins 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 230000032683 aging Effects 0.000 description 1
- 239000013256 coordination polymer Substances 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 238000001228 spectrum Methods 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/1974—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division
- H03L7/1976—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division for fractional frequency division using a phase accumulator for controlling the counter or frequency divider
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0898—Details of the current generators the source or sink current values being variable
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/095—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using a lock detector
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Transmitters (AREA)
Applications Claiming Priority (9)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US27692701P | 2001-03-20 | 2001-03-20 | |
| US27691201P | 2001-03-20 | 2001-03-20 | |
| US276912P | 2001-03-20 | ||
| US276927P | 2001-03-20 | ||
| US09/940,807 US6553089B2 (en) | 2001-03-20 | 2001-08-29 | Fractional-N frequency synthesizer with fractional compensation method |
| US940807 | 2001-08-29 | ||
| US940808 | 2001-08-29 | ||
| US09/940,808 US6704383B2 (en) | 2001-03-20 | 2001-08-29 | Sample and hold type fractional-N frequency synthesizer |
| PCT/US2002/008297 WO2002076009A1 (fr) | 2001-03-20 | 2002-03-20 | Synthetiseur de frequence n-fractionnaire avec procede de compensation fractionnaire |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE60225426D1 DE60225426D1 (de) | 2008-04-17 |
| DE60225426T2 true DE60225426T2 (de) | 2009-03-12 |
Family
ID=27501176
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE60225426T Expired - Fee Related DE60225426T2 (de) | 2001-03-20 | 2002-03-20 | Fraktional-n-frequenzsynthesizer mit fraktional-kompensationsverfahren |
Country Status (9)
| Country | Link |
|---|---|
| EP (1) | EP1371167B1 (fr) |
| JP (1) | JP4216075B2 (fr) |
| KR (1) | KR100880422B1 (fr) |
| CN (1) | CN100341269C (fr) |
| AT (1) | ATE388541T1 (fr) |
| CA (1) | CA2442721A1 (fr) |
| DE (1) | DE60225426T2 (fr) |
| HK (1) | HK1064831A1 (fr) |
| WO (1) | WO2002076009A1 (fr) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7747237B2 (en) | 2004-04-09 | 2010-06-29 | Skyworks Solutions, Inc. | High agility frequency synthesizer phase-locked loop |
| US20060267644A1 (en) * | 2005-05-24 | 2006-11-30 | Edward Youssoufian | Method and apparatus for loop filter size reduction |
| KR100830898B1 (ko) * | 2006-09-15 | 2008-05-22 | 한국과학기술원 | 전압 제어 발진기의 출력 클럭으로 동작하는 스위치드커패시터 네트워크를 이용한 위상 고정 루프 및 제어방법 |
| KR101030950B1 (ko) * | 2008-02-29 | 2011-04-28 | 주식회사 코아로직 | 듀얼 모드 위성 신호 수신 장치 및 위성 신호 수신 방법 |
| GB0804342D0 (en) * | 2008-03-07 | 2008-04-16 | Cambridge Silicon Radio Ltd | Charge transfer in a phase-locked loop |
| GB0804340D0 (en) * | 2008-03-07 | 2008-04-16 | Cambridge Silicon Radio Ltd | Charge pump for a phase-locked loop |
| GB0804339D0 (en) | 2008-03-07 | 2008-04-16 | Cambridge Silicon Radio Ltd | Phase-locked loop |
| GB0804341D0 (en) | 2008-03-07 | 2008-04-16 | Cambridge Silicon Radio Ltd | Charge pump for a phase-locked loop |
| JP5229081B2 (ja) | 2009-04-10 | 2013-07-03 | 富士通株式会社 | 半導体装置 |
| EP2369745B1 (fr) * | 2010-03-25 | 2015-04-15 | Silicon Laboratories Inc. | Procédé et appareil pour quantifier la réduction de bruit dans un PLLS à pas fractionnaire |
| WO2012157234A1 (fr) | 2011-05-18 | 2012-11-22 | 旭化成エレクトロニクス株式会社 | Synthétiseur à boucle à verrouillage de phase fractionnaire du type accumulateur et procédé de commande de celui-ci |
| WO2014006654A1 (fr) * | 2012-07-04 | 2014-01-09 | ルネサスエレクトロニクス株式会社 | Dispositif à semi-conducteur |
| US9106211B2 (en) * | 2013-03-13 | 2015-08-11 | Infineon Technologies Austria Ag | System and method for an oversampled data converter |
| US9559707B2 (en) * | 2014-10-23 | 2017-01-31 | Lattice Semiconductor Corporation | Phase locked loop with sub-harmonic locking prevention functionality |
| US10855294B2 (en) * | 2016-11-08 | 2020-12-01 | Texas Instruments Incorporated | High linearity phase interpolator |
| CN108736894B (zh) * | 2017-04-18 | 2021-08-06 | 博通集成电路（上海）股份有限公司 | 分数n频率合成器及其方法 |
| DE102017117900A1 (de) * | 2017-08-07 | 2019-02-07 | Endress+Hauser SE+Co. KG | Hochfrequenz-Signalerzeugungseinheit |
| CN108566201A (zh) * | 2018-07-24 | 2018-09-21 | 成都意科科技有限责任公司 | 一种高频率分辨率脉冲数字发生系统 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4868513A (en) * | 1987-09-11 | 1989-09-19 | Amdahl Corporation | Phase-locked loop with redundant reference input |
| US5142246A (en) * | 1991-06-19 | 1992-08-25 | Telefonaktiebolaget L M Ericsson | Multi-loop controlled VCO |
| US5491439A (en) * | 1994-08-31 | 1996-02-13 | International Business Machines Corporation | Method and apparatus for reducing jitter in a phase locked loop circuit |
| US5815016A (en) * | 1994-09-02 | 1998-09-29 | Xilinx, Inc. | Phase-locked delay loop for clock correction |
| FI97579C (fi) * | 1995-04-04 | 1997-01-10 | Nokia Telecommunications Oy | Vaihelukitun silmukan silmukkasuodatin |
| JPH09172370A (ja) * | 1995-12-19 | 1997-06-30 | Toshiba Corp | Ｐｌｌ回路 |
| US5953386A (en) * | 1996-06-20 | 1999-09-14 | Lsi Logic Corporation | High speed clock recovery circuit using complimentary dividers |
| US5838205A (en) * | 1997-02-18 | 1998-11-17 | International Business Machines Corporation | Variable-speed phase-locked loop system with on-the-fly switching and method therefor |
| US6100767A (en) * | 1997-09-29 | 2000-08-08 | Sanyo Electric Co., Ltd. | Phase-locked loop with improved trade-off between lock-up time and power dissipation |
| US6137372A (en) * | 1998-05-29 | 2000-10-24 | Silicon Laboratories Inc. | Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications |
| US6147561A (en) * | 1999-07-29 | 2000-11-14 | Conexant Systems, Inc. | Phase/frequency detector with time-delayed inputs in a charge pump based phase locked loop and a method for enhancing the phase locked loop gain |
-
2002
- 2002-03-20 JP JP2002573361A patent/JP4216075B2/ja not_active Expired - Fee Related
- 2002-03-20 WO PCT/US2002/008297 patent/WO2002076009A1/fr active Application Filing
- 2002-03-20 DE DE60225426T patent/DE60225426T2/de not_active Expired - Fee Related
- 2002-03-20 CA CA002442721A patent/CA2442721A1/fr not_active Abandoned
- 2002-03-20 CN CNB028097122A patent/CN100341269C/zh not_active Expired - Fee Related
- 2002-03-20 AT AT02723501T patent/ATE388541T1/de not_active IP Right Cessation
- 2002-03-20 EP EP02723501A patent/EP1371167B1/fr not_active Expired - Lifetime
- 2002-03-20 KR KR1020037012289A patent/KR100880422B1/ko not_active IP Right Cessation
-
2004
- 2004-09-27 HK HK04107454A patent/HK1064831A1/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| HK1064831A1 (en) | 2005-02-04 |
| CN100341269C (zh) | 2007-10-03 |
| DE60225426D1 (de) | 2008-04-17 |
| KR20040007473A (ko) | 2004-01-24 |
| JP2004530334A (ja) | 2004-09-30 |
| CN1507717A (zh) | 2004-06-23 |
| ATE388541T1 (de) | 2008-03-15 |
| WO2002076009A1 (fr) | 2002-09-26 |
| EP1371167A4 (fr) | 2005-07-13 |
| EP1371167B1 (fr) | 2008-03-05 |
| CA2442721A1 (fr) | 2002-09-26 |
| EP1371167A1 (fr) | 2003-12-17 |
| KR100880422B1 (ko) | 2009-01-29 |
| JP4216075B2 (ja) | 2009-01-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE60225426T2 (de) | Fraktional-n-frequenzsynthesizer mit fraktional-kompensationsverfahren | |
| DE19840241C1 (de) | Digitaler PLL (Phase Locked Loop)-Frequenzsynthesizer | |
| DE19922805C2 (de) | Taktsignalsynthetisierer | |
| DE69829166T2 (de) | Fractional-n-frequenzsynthetisierer mit jitterkompensation | |
| DE60008203T2 (de) | Phasenregelschleife mit digital gesteuertem frequenzvervielfachendem Oszillator | |
| DE69828239T2 (de) | Selbstkalibrierender Phasenregelkreis | |
| DE60124050T2 (de) | Verfahren zur Abstimmung eines spannungsgesteuerten Oszillators | |
| DE69820000T2 (de) | PLL mit verbessertem Verhältnis zwischen Einrastzeit und Stromverbrauch | |
| EP1362413B1 (fr) | Procede d'equilibrage et dispositif d'equilibrage pour circuit a boucle a verrouillage de phase pour modulation a deux etats | |
| DE60104761T2 (de) | Frequenzsynthetisierer | |
| EP0408983B1 (fr) | Synthétiseur de fréquence | |
| DE60031688T2 (de) | Stabile phasenregelschleife mit einem getrennten pol | |
| DE60125455T2 (de) | Taktrückgewinnungsschaltung mit Überabtastung | |
| DE19952867A1 (de) | Phasendetektor mit Frequenzsteuerung | |
| DE60318129T2 (de) | Mehrband-pll-anordnung und verfahren zur steuerung einer solchen anordnung | |
| DE102007001934B3 (de) | Phasenregelkreis | |
| DE102007001148A1 (de) | Phasenregelschleife zum schnellen Einregeln und darauf bezogenes Verfahren | |
| DE60025873T2 (de) | Frequenzsynthesierer und Oszillatorfrequenzsteuerung | |
| DE102004021224B4 (de) | Frequenzmultiplikatorvorstufe für gebrochen-N-phasenarretierte Schleifen | |
| DE102005030356B4 (de) | Digitaler Phasenregelkreis und Verfahren zur Regelung eines digitalen Phasenregelkreises | |
| DE102008045042B4 (de) | Regelschleifensystem | |
| DE102007027331B4 (de) | Phasenregelkreis mit zweistufiger Steuerung | |
| DE4325728A1 (de) | Störreduktion für eine auf mehreren Modulatoren basierende Synthese | |
| WO1998045950A1 (fr) | Reglage numerique c.a.f. par synthese numerique reciproque | |
| DE102020201720A1 (de) | PLL-Filter mit einem kapazitivem Spannungsteller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |