DE602004011776D1 - Halbleiterbauelement, verfahren zur herstellung einer quantentopfstruktur und halbleiterbauelement eine solche quantentopfstruktur beinhaltend - Google Patents

Halbleiterbauelement, verfahren zur herstellung einer quantentopfstruktur und halbleiterbauelement eine solche quantentopfstruktur beinhaltend

Info

Publication number
DE602004011776D1
DE602004011776D1 DE602004011776T DE602004011776T DE602004011776D1 DE 602004011776 D1 DE602004011776 D1 DE 602004011776D1 DE 602004011776 T DE602004011776 T DE 602004011776T DE 602004011776 T DE602004011776 T DE 602004011776T DE 602004011776 D1 DE602004011776 D1 DE 602004011776D1
Authority
DE
Germany
Prior art keywords
quantum
semiconductor component
panel structure
producing
dielectric constant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE602004011776T
Other languages
English (en)
Other versions
DE602004011776T2 (de
Inventor
Youri Ponomarev
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP BV
Original Assignee
NXP BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP BV filed Critical NXP BV
Publication of DE602004011776D1 publication Critical patent/DE602004011776D1/de
Application granted granted Critical
Publication of DE602004011776T2 publication Critical patent/DE602004011776T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • H01L29/1054Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure with a variation of the composition, e.g. channel with strained layer for increasing the mobility
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/15Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
    • H01L29/151Compositional structures
    • H01L29/152Compositional structures with quantum effects only in vertical direction, i.e. layered structures with quantum effects solely resulting from vertical potential variation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7782Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/7838Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
    • H01L29/78687Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys with a multilayer structure or superlattice structure
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00Semiconductor device manufacturing: process
    • Y10S438/962Quantum dots and lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Recrystallisation Techniques (AREA)
  • Junction Field-Effect Transistors (AREA)
DE602004011776T 2003-07-02 2004-06-29 Halbleiterbauelement, verfahren zur herstellung einer quantentopfstruktur und halbleiterbauelement eine solche quantentopfstruktur beinhaltend Expired - Lifetime DE602004011776T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP03101982 2003-07-02
EP03101982 2003-07-02
PCT/IB2004/051040 WO2005004241A1 (en) 2003-07-02 2004-06-29 Semiconductor device, method of manufacturing a quantum well structure and a semiconductor device comprising such a quantum well structure

Publications (2)

Publication Number Publication Date
DE602004011776D1 true DE602004011776D1 (de) 2008-03-27
DE602004011776T2 DE602004011776T2 (de) 2009-02-19

Family

ID=33560840

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004011776T Expired - Lifetime DE602004011776T2 (de) 2003-07-02 2004-06-29 Halbleiterbauelement, verfahren zur herstellung einer quantentopfstruktur und halbleiterbauelement eine solche quantentopfstruktur beinhaltend

Country Status (9)

Country Link
US (2) US7535015B2 (de)
EP (1) EP1644986B1 (de)
JP (1) JP2007521650A (de)
KR (1) KR20060028479A (de)
CN (1) CN1816914B (de)
AT (1) ATE386340T1 (de)
DE (1) DE602004011776T2 (de)
TW (1) TW200504812A (de)
WO (1) WO2005004241A1 (de)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040161006A1 (en) * 2003-02-18 2004-08-19 Ying-Lan Chang Method and apparatus for improving wavelength stability for InGaAsN devices
US20060011905A1 (en) * 2003-06-26 2006-01-19 Rj Mears, Llc Semiconductor device comprising a superlattice dielectric interface layer
JP2006027929A (ja) * 2004-07-13 2006-02-02 Toshiba Ceramics Co Ltd 電気光学的単結晶薄膜成長用基板及びその製造方法
US20080135832A1 (en) * 2005-01-18 2008-06-12 Shye Shapira Apparatus And Method For Control Of Tunneling In A Small-Scale Electronic Structure
US7443561B2 (en) * 2005-06-08 2008-10-28 Avago Technologies Fiber Ip (Singapore) Pte. Ltd. Deep quantum well electro-absorption modulator
US7544572B2 (en) 2005-11-30 2009-06-09 Advanced Micro Devices, Inc. Multi-operational mode transistor with multiple-channel device structure
WO2007076008A2 (en) * 2005-12-22 2007-07-05 Mears Technologies, Inc Electronic device including a poled superlattice having a net electrical dipole moment and associated methods
WO2007130973A1 (en) * 2006-05-01 2007-11-15 Mears Technologies, Inc. Semiconductor device including a dopant blocking superlattice and associated methods
WO2008041277A1 (fr) * 2006-09-29 2008-04-10 Fujitsu Limited Dispositif à semi-conducteur a base de composé et processus de fabrication correspondant
US7928425B2 (en) * 2007-01-25 2011-04-19 Mears Technologies, Inc. Semiconductor device including a metal-to-semiconductor superlattice interface layer and related methods
US8026507B2 (en) * 2008-08-20 2011-09-27 Texas Instruments Incorporated Two terminal quantum device using MOS capacitor structure
US9159565B2 (en) * 2009-08-20 2015-10-13 Globalfoundries Singapore Pte. Ltd. Integrated circuit system with band to band tunneling and method of manufacture thereof
CN102194859B (zh) * 2010-03-05 2013-05-01 中国科学院微电子研究所 高迁移率ⅲ-ⅴ族半导体mos界面结构
US9978650B2 (en) 2013-03-13 2018-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Transistor channel
KR101657872B1 (ko) * 2014-12-23 2016-09-19 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 개선된 트랜지스터 채널을 포함하는 반도체 디바이스 및 그 제조방법
US10763349B2 (en) 2016-06-29 2020-09-01 Intel Corporation Quantum dot devices with modulation doped stacks
US11594599B2 (en) * 2016-08-10 2023-02-28 Intel Corporation Quantum dot array devices
US10056485B2 (en) * 2016-12-29 2018-08-21 Imec Vzw Semiconductor devices with gate-controlled energy filtering
US10811498B2 (en) 2018-08-30 2020-10-20 Atomera Incorporated Method for making superlattice structures with reduced defect densities
US10566191B1 (en) * 2018-08-30 2020-02-18 Atomera Incorporated Semiconductor device including superlattice structures with reduced defect densities
US20200135489A1 (en) * 2018-10-31 2020-04-30 Atomera Incorporated Method for making a semiconductor device including a superlattice having nitrogen diffused therein
KR102575699B1 (ko) 2021-10-12 2023-09-07 충북대학교 산학협력단 나노시트 반도체 소자 제조방법 및 이에 의하여 제조된 나노시트 반도체 소자

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3480631D1 (de) * 1983-06-24 1990-01-04 Nec Corp Halbleiterstruktur mit uebergitter hoher traegerdichte.
US4665412A (en) * 1985-06-19 1987-05-12 Ga Technologies Inc. Coupled heterostructure superlattice devices
US4908678A (en) * 1986-10-08 1990-03-13 Semiconductor Energy Laboratory Co., Ltd. FET with a super lattice channel
DE69331979T2 (de) * 1992-02-28 2003-01-23 Hitachi Ltd Optische integrierte Halbleitervorrichtung und Verfahren zur Herstellung und Verwendung in einem Lichtempfänger
US5932890A (en) * 1992-05-08 1999-08-03 The Furukawa Electric Co., Ltd. Field effect transistor loaded with multiquantum barrier
JPH0675257A (ja) * 1992-07-30 1994-03-18 Internatl Business Mach Corp <Ibm> 非線形光学装置
EP0606093B1 (de) * 1993-01-07 1997-12-17 Nec Corporation Integrierte optische Halbleiteranordnung und Herstellungsverfahren
USH1570H (en) * 1993-03-31 1996-08-06 The United States Of America As Represented By The Secretary Of The Army Variable lateral quantum confinement transistor
US6376337B1 (en) * 1997-11-10 2002-04-23 Nanodynamics, Inc. Epitaxial SiOx barrier/insulation layer
US6069368A (en) * 1997-12-15 2000-05-30 Texas Instruments Incorporated Method for growing high-quality crystalline Si quantum wells for RTD structures
US6906800B2 (en) * 2003-03-14 2005-06-14 The United States Of America As Represented By The Secretary Of The Air Force Polarimeter using quantum well stacks separated by gratings

Also Published As

Publication number Publication date
JP2007521650A (ja) 2007-08-02
ATE386340T1 (de) 2008-03-15
CN1816914A (zh) 2006-08-09
CN1816914B (zh) 2010-12-29
DE602004011776T2 (de) 2009-02-19
KR20060028479A (ko) 2006-03-29
EP1644986B1 (de) 2008-02-13
US20090209067A1 (en) 2009-08-20
TW200504812A (en) 2005-02-01
WO2005004241A1 (en) 2005-01-13
EP1644986A1 (de) 2006-04-12
US7535015B2 (en) 2009-05-19
US7951684B2 (en) 2011-05-31
US20060157685A1 (en) 2006-07-20

Similar Documents

Publication Publication Date Title
DE602004011776D1 (de) Halbleiterbauelement, verfahren zur herstellung einer quantentopfstruktur und halbleiterbauelement eine solche quantentopfstruktur beinhaltend
US7781827B2 (en) Semiconductor device with a vertical MOSFET including a superlattice and related methods
US10884185B2 (en) Semiconductor device including vertically integrated optical and electronic devices and comprising a superlattice
US10529757B2 (en) CMOS image sensor including pixels with read circuitry having a superlattice
US10109479B1 (en) Method of making a semiconductor device with a buried insulating layer formed by annealing a superlattice
US7491587B2 (en) Method for making a semiconductor device having a semiconductor-on-insulator (SOI) configuration and including a superlattice on a thin semiconductor layer
US7531828B2 (en) Semiconductor device including a strained superlattice between at least one pair of spaced apart stress regions
JP4855823B2 (ja) 超格子のナノデバイス及びその製造方法
WO2003083928A3 (en) A method for making nanoscale wires and gaps for switches and transistors
JP5515073B2 (ja) 電子素子および電子素子の製造方法
JP2007520891A5 (de)
EP1450394A4 (de) Halbleiterbauelement und verfahren zu seiner herstellung
JP2008535265A (ja) 半導体接合を画定する領域を有する超格子を有する半導体素子
JP2008538052A (ja) 半導体接合を画定するドーピングされた領域を有する超格子及び隣接する半導体層を有する半導体素子
ATE353484T1 (de) Verfahren zur herstellung von halbleitervorrichtungen mit mesastrukturen und vielfachen passivierungsschichten und verwandte vorrichtungen
WO2006017847A3 (en) Silicon-insulator thin-film structures for optical modulators and methods of manufacture
TW200501419A (en) Multiple gate MOSFET structure with strained Si fin body
US20070015344A1 (en) Method for Making a Semiconductor Device Including a Strained Superlattice Between at Least One Pair of Spaced Apart Stress Regions
EP1689000A4 (de) Halbleiterelement
WO2009005894A3 (en) Non-polar ultraviolet light emitting device and method for fabricating same
WO2005027201A8 (en) Method of fabrication and device comprising elongated nanosize elements
WO2004114371A3 (de) Verbindung zur bildung einer selbstorganisierenden monolage, schichtstruktur, halbleiterbauelement mit einer schichtstruktur und verfahren zur herstellung einer schichtstruktur
DE602004006620D1 (de) Ein fet anordnung und eine methode zur herstellung einer fet anordnung
US11923418B2 (en) Semiconductor device including a superlattice and enriched silicon 28 epitaxial layer
US11810784B2 (en) Method for making semiconductor device including a superlattice and enriched silicon 28 epitaxial layer

Legal Events

Date Code Title Description
8364 No opposition during term of opposition