DE60114233D1 - Gewichteter zufallsmustertest mit vorgespeicherten gewichten - Google Patents

Gewichteter zufallsmustertest mit vorgespeicherten gewichten

Info

Publication number
DE60114233D1
DE60114233D1 DE60114233T DE60114233T DE60114233D1 DE 60114233 D1 DE60114233 D1 DE 60114233D1 DE 60114233 T DE60114233 T DE 60114233T DE 60114233 T DE60114233 T DE 60114233T DE 60114233 D1 DE60114233 D1 DE 60114233D1
Authority
DE
Germany
Prior art keywords
bit
stored
weight
random samples
weighted random
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60114233T
Other languages
English (en)
Other versions
DE60114233T2 (de
Inventor
M Lin
M Wu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE60114233D1 publication Critical patent/DE60114233D1/de
Application granted granted Critical
Publication of DE60114233T2 publication Critical patent/DE60114233T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/27—Built-in tests
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns
    • G01R31/318547—Data generators or compressors

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Computer Hardware Design (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Holo Graphy (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Medicines Containing Material From Animals Or Micro-Organisms (AREA)
DE60114233T 2000-12-27 2001-12-18 Gewichteter zufallsmustertest mit vorgespeicherten gewichten Expired - Lifetime DE60114233T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/750,200 US6795948B2 (en) 2000-12-27 2000-12-27 Weighted random pattern test using pre-stored weights
US750200 2000-12-27
PCT/US2001/050807 WO2002052288A2 (en) 2000-12-27 2001-12-18 Weighted random pattern test using pre-stored weights

Publications (2)

Publication Number Publication Date
DE60114233D1 true DE60114233D1 (de) 2005-11-24
DE60114233T2 DE60114233T2 (de) 2006-07-20

Family

ID=25016916

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60114233T Expired - Lifetime DE60114233T2 (de) 2000-12-27 2001-12-18 Gewichteter zufallsmustertest mit vorgespeicherten gewichten

Country Status (12)

Country Link
US (1) US6795948B2 (de)
EP (1) EP1348134B1 (de)
JP (1) JP3950798B2 (de)
KR (2) KR100717207B1 (de)
CN (1) CN1249445C (de)
AT (1) ATE307343T1 (de)
AU (1) AU2002231329A1 (de)
DE (1) DE60114233T2 (de)
HK (1) HK1058066A1 (de)
MY (1) MY127367A (de)
TW (1) TW561269B (de)
WO (1) WO2002052288A2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050240845A1 (en) * 2004-04-23 2005-10-27 Texas Instruments Incorporated Reducing Number of Pins Required to Test Integrated Circuits
KR100621207B1 (ko) * 2004-11-04 2006-09-13 장종복 방화셔터
CN100395557C (zh) * 2005-03-04 2008-06-18 清华大学 采用加权扫描选通信号的基于扫描的自测试结构的自测试方法
WO2006106626A1 (ja) * 2005-03-30 2006-10-12 Kyushu Institute Of Technology 半導体論理回路装置のテスト方法及びテストプログラム
US7743306B2 (en) * 2005-07-26 2010-06-22 Kyushu Institute Of Technology Test vector generating method and test vector generating program of semiconductor logic circuit device
US7840865B2 (en) * 2007-03-23 2010-11-23 Mentor Graphics Corporation Built-in self-test of integrated circuits using selectable weighting of test patterns
CN101666853B (zh) * 2008-09-03 2011-08-17 京元电子股份有限公司 测试排程系统与方法
US8625339B2 (en) * 2011-04-11 2014-01-07 Grandis, Inc. Multi-cell per memory-bit circuit and method
JP2013025338A (ja) * 2011-07-15 2013-02-04 Renesas Electronics Corp 半導体装置の設計方法、設計装置、及び半導体装置
CN105279062A (zh) * 2014-07-24 2016-01-27 上海华虹集成电路有限责任公司 调整随机权重的方法
CN104122497B (zh) * 2014-08-11 2016-09-21 中国科学院自动化研究所 集成电路内建自测试所需测试向量的生成电路及方法
EP3153873A1 (de) * 2015-10-07 2017-04-12 Lantiq Beteiligungs-GmbH & Co. KG Test-mustergenerator auf dem chip
US11156664B2 (en) 2018-10-31 2021-10-26 SK Hynix Inc. Scan chain techniques and method of using scan chain structure
US11079433B2 (en) 2019-11-25 2021-08-03 International Business Machines Corporation Logic built-in self test dynamic weight selection method
US11112457B2 (en) 2019-11-25 2021-09-07 International Business Machines Corporation Dynamic weight selection process for logic built-in self test
KR102450484B1 (ko) * 2020-12-18 2022-09-30 연세대학교 산학협력단 테스트 포인트 삽입을 통하여 향상된 검출율을 가지는 고장 검출 방법, 고장 검출 장치 및 가중치 인가 회로
US20230005562A1 (en) * 2021-07-05 2023-01-05 Synopsys, Inc. Scan chain compression for testing memory of a system on a chip

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4687988A (en) 1985-06-24 1987-08-18 International Business Machines Corporation Weighted random pattern testing apparatus and method
JPH04278475A (ja) 1990-12-26 1992-10-05 Internatl Business Mach Corp <Ibm> 先読みパターン発生及びシミュレーションの方法及びシステム
JP2584172B2 (ja) 1991-08-23 1997-02-19 インターナショナル・ビジネス・マシーンズ・コーポレイション デイジタル試験信号発生回路
US5323400A (en) 1991-09-09 1994-06-21 Northern Telecom Limited Scan cell for weighted random pattern generation and method for its operation
US5732209A (en) * 1995-11-29 1998-03-24 Exponential Technology, Inc. Self-testing multi-processor die with internal compare points
US5909450A (en) * 1996-11-15 1999-06-01 Altera Corporation Tool to reconfigure pin connections between a dut and a tester
US5983380A (en) 1997-09-16 1999-11-09 International Business Machines Corporation Weighted random pattern built-in self-test
US6134684A (en) * 1998-02-25 2000-10-17 International Business Machines Corporation Method and system for error detection in test units utilizing pseudo-random data
US6067262A (en) * 1998-12-11 2000-05-23 Lsi Logic Corporation Redundancy analysis for embedded memories with built-in self test and built-in self repair
US6367042B1 (en) * 1998-12-11 2002-04-02 Lsi Logic Corporation Testing methodology for embedded memories using built-in self repair and identification circuitry
US6175160B1 (en) * 1999-01-08 2001-01-16 Intel Corporation Flip-chip having an on-chip cache memory
JP2000266815A (ja) * 1999-03-16 2000-09-29 Mitsubishi Electric Corp 自己診断機能付き電子システム及び電子システムのシミュレーション装置
US6501288B1 (en) * 2000-09-28 2002-12-31 Schlumberger Technologies, Inc. On-chip optically triggered latch for IC time measurements

Also Published As

Publication number Publication date
EP1348134B1 (de) 2005-10-19
US6795948B2 (en) 2004-09-21
WO2002052288A3 (en) 2003-05-01
MY127367A (en) 2006-11-30
KR100690941B1 (ko) 2007-03-09
EP1348134A2 (de) 2003-10-01
US20030074615A1 (en) 2003-04-17
KR20050094900A (ko) 2005-09-28
JP3950798B2 (ja) 2007-08-01
HK1058066A1 (en) 2004-04-30
CN1249445C (zh) 2006-04-05
AU2002231329A1 (en) 2002-07-08
WO2002052288A2 (en) 2002-07-04
KR100717207B1 (ko) 2007-05-11
CN1502045A (zh) 2004-06-02
TW561269B (en) 2003-11-11
DE60114233T2 (de) 2006-07-20
JP2004520579A (ja) 2004-07-08
KR20030063470A (ko) 2003-07-28
ATE307343T1 (de) 2005-11-15

Similar Documents

Publication Publication Date Title
DE60114233D1 (de) Gewichteter zufallsmustertest mit vorgespeicherten gewichten
HK1052586A1 (en) Method and apparatus for providing optimized access to circuits for debug, programming, and test
BR0014344A (pt) Aparelho e método para transmitir dados de controle por um canal num sistema de comunicação cdma
TW200614672A (en) Random pulse generation source, and semiconductor device, method and program for generating random number and/or probability using the source
KR950004275A (ko) 반도체 메모리장치의 셀프리프레시 주기조절회로
DE3687672T2 (de) Pruefverfahren mittels gewichteten zufallsmustergenerators.
WO2002065693A3 (en) Cryptographic key generation apparatus and method
GB2447364A (en) A digital component deterministic pseudo-random clock and noise source device based on a random frequency modulated oscillator
IL177160A0 (en) Method and circuit for generating random numbers, and computer program product thereof
GB2437445A (en) Method and device for performing channel simulation
GB0113255D0 (en) Number generator
KR890006009A (ko) 무선기제어장치
ES8202436A1 (es) Procedimiento de control electronico para maquinas automati-cas de juego, y maquina para su ejecucion
EP1672934A3 (de) Gerät und Verfahren zur Prüfung von Anwendungen
RU2002122096A (ru) Проверка схемы на асинхронный сброс
DK1084383T3 (da) Fremgangsmåde og anordniong til undersögelse af påfyldningsniveau i beholdere
WO2003090065A3 (en) Gap histogram on line randomness test
WO2002080184A3 (en) On-chip circuits for high speed memory testing with a slow memory tester
HK1056037A1 (en) Musical sound generator, portable terminal, and musical sound generating method
DE60119010D1 (de) Verstärkerschaltung für einen physikalen Zufallszahlengenerator und Zufallszahlengenerator mit einem solchen Verstärker
WO2003071414A3 (en) On-line randomness test for detecting irregular pattern
WO2001047110A3 (en) Method and apparatus for changing characteristics of device
JP2003150373A5 (de)
JP2018007251A5 (de)
EP1640735A4 (de) Mustergenerator und testeinrichtung

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8328 Change in the person/name/address of the agent

Representative=s name: HEYER, V., DIPL.-PHYS. DR.RER.NAT., PAT.-ANW., 806