DE60106256D1 - Dynamische halbleiterspeicheranordnung mit wahlfreiem zugriff - Google Patents

Dynamische halbleiterspeicheranordnung mit wahlfreiem zugriff

Info

Publication number
DE60106256D1
DE60106256D1 DE60106256T DE60106256T DE60106256D1 DE 60106256 D1 DE60106256 D1 DE 60106256D1 DE 60106256 T DE60106256 T DE 60106256T DE 60106256 T DE60106256 T DE 60106256T DE 60106256 D1 DE60106256 D1 DE 60106256D1
Authority
DE
Germany
Prior art keywords
semiconductor memory
memory arrangement
dynamic semiconductor
optional access
optional
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE60106256T
Other languages
English (en)
Other versions
DE60106256T2 (de
Inventor
Gerhard Kunkel
Shahid Butt
Carl J Radens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
International Business Machines Corp
Original Assignee
Infineon Technologies AG
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG, International Business Machines Corp filed Critical Infineon Technologies AG
Publication of DE60106256D1 publication Critical patent/DE60106256D1/de
Application granted granted Critical
Publication of DE60106256T2 publication Critical patent/DE60106256T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G11C11/409—Read-write [R-W] circuits 
    • G11C11/4097—Bit-line organisation, e.g. bit-line layout, folded bit lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
    • H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B12/00—Dynamic random access memory [DRAM] devices
    • H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
    • H10B12/48—Data lines or contacts therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Semiconductor Memories (AREA)
DE60106256T 2000-06-26 2001-06-26 Dynamische halbleiterspeicheranordnung mit wahlfreiem zugriff Expired - Fee Related DE60106256T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US603337 2000-06-26
US09/603,337 US6282116B1 (en) 2000-06-26 2000-06-26 Dynamic random access memory
PCT/US2001/020406 WO2002001568A2 (en) 2000-06-26 2001-06-26 Dynamic random access memory

Publications (2)

Publication Number Publication Date
DE60106256D1 true DE60106256D1 (de) 2004-11-11
DE60106256T2 DE60106256T2 (de) 2005-10-20

Family

ID=24414997

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60106256T Expired - Fee Related DE60106256T2 (de) 2000-06-26 2001-06-26 Dynamische halbleiterspeicheranordnung mit wahlfreiem zugriff

Country Status (5)

Country Link
US (1) US6282116B1 (de)
EP (1) EP1297532B1 (de)
KR (1) KR20030070817A (de)
DE (1) DE60106256T2 (de)
WO (1) WO2002001568A2 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002289816A (ja) * 2001-03-23 2002-10-04 Toshiba Corp 半導体装置及びその製造方法
US7501676B2 (en) * 2005-03-25 2009-03-10 Micron Technology, Inc. High density semiconductor memory
DE102007009383A1 (de) * 2007-02-20 2008-08-21 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Halbleiteranordnung und Verfahren zu deren Herstellung
KR20140017272A (ko) * 2012-07-31 2014-02-11 에스케이하이닉스 주식회사 반도체 소자 및 이의 제조 방법
KR101994309B1 (ko) 2013-03-27 2019-09-30 에스케이하이닉스 주식회사 반도체 장치 및 그 제조 방법, 이 반도체 장치를 포함하는 마이크로 프로세서, 프로세서, 시스템, 데이터 저장 시스템 및 메모리 시스템
KR102117351B1 (ko) 2013-12-02 2020-06-01 에스케이하이닉스 주식회사 반도체 장치
US9812443B1 (en) 2017-01-13 2017-11-07 International Business Machines Corporation Forming vertical transistors and metal-insulator-metal capacitors on the same chip
KR20220050615A (ko) * 2020-10-16 2022-04-25 에스케이하이닉스 주식회사 반도체 장치 및 그 제조 방법

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5225697A (en) * 1984-09-27 1993-07-06 Texas Instruments, Incorporated dRAM cell and method
JPH0685427B2 (ja) * 1986-03-13 1994-10-26 三菱電機株式会社 半導体記憶装置
JPH03278573A (ja) * 1990-03-28 1991-12-10 Mitsubishi Electric Corp 半導体記憶装置
US6118683A (en) * 1999-09-29 2000-09-12 Infineon Technologies North America Corporation Dynamic random access memory cell layout

Also Published As

Publication number Publication date
EP1297532B1 (de) 2004-10-06
KR20030070817A (ko) 2003-09-02
DE60106256T2 (de) 2005-10-20
WO2002001568A2 (en) 2002-01-03
WO2002001568A3 (en) 2002-06-06
US6282116B1 (en) 2001-08-28
EP1297532A2 (de) 2003-04-02

Similar Documents

Publication Publication Date Title
DE60136155D1 (de) Magnetischer Direktzugriffsspeicher
DE60023408T2 (de) Magnetische Direktzugriffspeicheranordnung
DE60023404D1 (de) Magnetische Direktzugriffsspeicheranordnung
DE60217462D1 (de) Magnetischer Direktzugriffspeicher
DE50111881D1 (de) MRAM-Speicher
DE60136574D1 (de) Multiportspeicher auf Basis von DRAM
DE60119199D1 (de) Speicherzelle
DE60227907D1 (de) Magnetischer Direktzugriffsspeicher
DE60100716D1 (de) Nichtflüchtige Halbleiterspeicher
DE60039465D1 (de) Direktspeicherzugriffssteuerung
DE69915704D1 (de) Ampic dram
DE60225832D1 (de) Doppelflankengesteuerte dynamische logik
DE60032644D1 (de) Halbleiter-speicherbaustein
DE50001262D1 (de) Halbleiterspeicheranordnung mit BIST
DE69909280D1 (de) Halbleiterspeicher
DE60221313D1 (de) Direktzugriffsspeicher
DE60043485D1 (de) Nichtflüchtiger Halbleiterspeicher
DE10042383B4 (de) Halbleiteranordnung mit optimiertem Refreshzyklus
DE60037846D1 (de) Synchronhalbleiterspeicheranordnung
DE60100612D1 (de) Synchrone Halbleiterspeichervorrichtung
DE60218009D1 (de) Halbleiterspeichervorrichtung
DE60229712D1 (de) Halbleiterspeicher
DE60211761D1 (de) Inhaltsadressierbarer Halbleiterspeicher
DE60106256D1 (de) Dynamische halbleiterspeicheranordnung mit wahlfreiem zugriff
DE60238812D1 (de) Halbleiterspeicherzelle

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee