DE3938153C2 - - Google Patents

Info

Publication number
DE3938153C2
DE3938153C2 DE19893938153 DE3938153A DE3938153C2 DE 3938153 C2 DE3938153 C2 DE 3938153C2 DE 19893938153 DE19893938153 DE 19893938153 DE 3938153 A DE3938153 A DE 3938153A DE 3938153 C2 DE3938153 C2 DE 3938153C2
Authority
DE
Germany
Prior art keywords
test data
memory
circuit arrangement
arrangement according
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE19893938153
Other languages
German (de)
English (en)
Other versions
DE3938153A1 (de
Inventor
Takesi Itami Hyogo Jp Inoue
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Publication of DE3938153A1 publication Critical patent/DE3938153A1/de
Application granted granted Critical
Publication of DE3938153C2 publication Critical patent/DE3938153C2/de
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Detection And Correction Of Errors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
DE19893938153 1989-04-18 1989-11-16 Mikroprozessor Granted DE3938153A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1096220A JPH02276099A (ja) 1989-04-18 1989-04-18 マイクロプロセッサ

Publications (2)

Publication Number Publication Date
DE3938153A1 DE3938153A1 (de) 1990-10-25
DE3938153C2 true DE3938153C2 (enrdf_load_stackoverflow) 1991-11-21

Family

ID=14159155

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19893938153 Granted DE3938153A1 (de) 1989-04-18 1989-11-16 Mikroprozessor

Country Status (3)

Country Link
JP (1) JPH02276099A (enrdf_load_stackoverflow)
DE (1) DE3938153A1 (enrdf_load_stackoverflow)
FR (1) FR2646003B1 (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2006040900A1 (ja) * 2004-10-14 2006-04-20 Advantest Corporation 誤り訂正符号が付加されたデータ列を記憶する被試験メモリを試験する試験装置及び試験方法
CN102968354A (zh) * 2012-11-13 2013-03-13 浪潮电子信息产业股份有限公司 一种基于Intel Brickland-EX平台的同频锁步模式的自动切换方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58205993A (ja) * 1982-05-25 1983-12-01 Fujitsu Ltd Ｌｓｉ内蔵メモリのスキヤンテスト方法
CA1203631A (en) * 1982-11-26 1986-04-22 John L. Judge Detecting improper operation of a digital data processing apparatus
US4730320A (en) * 1985-02-07 1988-03-08 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
JPS61196341A (ja) * 1985-02-27 1986-08-30 Fuji Electric Co Ltd メモリの誤り訂正方式
JPS62120699A (ja) * 1985-11-20 1987-06-01 Fujitsu Ltd 半導体記憶装置
DE3634352A1 (de) * 1986-10-08 1988-04-21 Siemens Ag Verfahren und anordnung zum testen von mega-bit-speicherbausteinen mit beliebigen testmustern im multi-bit-testmodus

Also Published As

Publication number Publication date
JPH02276099A (ja) 1990-11-09
DE3938153A1 (de) 1990-10-25
FR2646003B1 (fr) 1994-09-16
FR2646003A1 (fr) 1990-10-19

Similar Documents

Publication Publication Date Title
DE69114881T2 (de) Analysevorrichtung zur Rettung von Halbleiterspeicherfehlern.
DE69124170T2 (de) Automatisches Prüfausrüstungssystem, das eine Stiftscheibenarchitektur verwendet
DE3423090C2 (enrdf_load_stackoverflow)
DE4402796C2 (de) Verbesserte Redundanzanalysiereinrichtung für eine automatische Speichertestvorrichtung
DE3111447C2 (enrdf_load_stackoverflow)
DE69426733T2 (de) Halbleiterspeichergerät mit Register zum Halten eines Prüfergebnissignals
DE3013523C2 (de) Prüfschaltungsanordnung für Speicher
DE69126057T2 (de) Ein Informationsverarbeitungsgerät mit einer Fehlerprüf- und Korrekturschaltung
DE3876459T2 (de) Speicher und deren pruefung.
DE2225841C3 (de) Verfahren und Anordnung zur systematischen Fehlerprüfung eines monolithischen Halbleiterspeichers
EP1113362B1 (de) Integrierter Halbleiterspeicher mit einer Speichereinheit zum Speichern von Adressen fehlerhafter Speicherzellen
DE3784181T2 (de) Fehlererkennung unter verwendung von paritaetspruefung mit veraenderlichem feld.
DE3832440A1 (de) Testschaltungseinrichtung
EP0263470B1 (de) Verfahren und Anordnungen zum Testen von MEGA-Bit-Speicherbausteinen mit beliebigen Testmustern im Multi-Bit-Testmodus
DE3782020T2 (de) Elektronischer zaehler.
DE2554502C3 (de) Verfahren und Anordnung zum Adressieren eines Speichers
DE4416171C2 (de) EEPROM-Vorrichtung
DE3837893A1 (de) Speicherbaustein
DE3938153C2 (enrdf_load_stackoverflow)
DE2549392B2 (de) Verfahren zur erhoehung der zuverlaessigkeit von integrierten speicherbausteinen und zur verbesserung der ausbeute von nach aussen hin fehlerfrei erscheinenden speicherbausteinen bei ihrer herstellung
DE69619373T2 (de) Verfahren und gerät um fehlercodes wirksam zu speichern
DE19959779A1 (de) Vorrichtung zum Erhalten von Fehlverhaltensinformationen sowie diese verwendende Halbleiterspeicher-Prüfvorrichtung
DE69127914T2 (de) Speicherzugriffssteuervorrichtung mit einer Anzahl von Bankzugriffsüberwachungsschaltungen, die kleiner ist als die der Speichermodule
EP0127118A1 (de) Speichersteueranordnung, insbesondere für fehlertolerantes Fernsprech-Vermittlungssystem
DE19650291A1 (de) Abtast-Testgerät

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8125 Change of the main classification

Ipc: G11C 29/00

D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licenses declared (paragraph 23)
8339 Ceased/non-payment of the annual fee