DE3888895D1 - Verfahren zum elektrischen Verbinden von integrierten Schaltungschips, eine Harzzusammensetzung für Podeste, und gemäss diesem Verfahren hergestellte Flüssigkristallanzeigevorrichtung. - Google Patents

Verfahren zum elektrischen Verbinden von integrierten Schaltungschips, eine Harzzusammensetzung für Podeste, und gemäss diesem Verfahren hergestellte Flüssigkristallanzeigevorrichtung.

Info

Publication number
DE3888895D1
DE3888895D1 DE88113013T DE3888895T DE3888895D1 DE 3888895 D1 DE3888895 D1 DE 3888895D1 DE 88113013 T DE88113013 T DE 88113013T DE 3888895 T DE3888895 T DE 3888895T DE 3888895 D1 DE3888895 D1 DE 3888895D1
Authority
DE
Germany
Prior art keywords
pedestals
liquid crystal
display device
crystal display
resin composition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE88113013T
Other languages
English (en)
Other versions
DE3888895T2 (de
Inventor
Akio Nakamura
Naoki Kodama
Osami Hayashi
Hirofumi Saita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Shin Etsu Polymer Co Ltd
Shin Etsu Chemical Co Ltd
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shin Etsu Polymer Co Ltd, Shin Etsu Chemical Co Ltd, Toshiba Corp filed Critical Shin Etsu Polymer Co Ltd
Publication of DE3888895D1 publication Critical patent/DE3888895D1/de
Application granted granted Critical
Publication of DE3888895T2 publication Critical patent/DE3888895T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13452—Conductors connecting driver circuitry and terminals of panels
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01014—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01046—Palladium [Pd]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01068—Erbium [Er]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01077—Iridium [Ir]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optics & Photonics (AREA)
  • Wire Bonding (AREA)
DE3888895T 1987-08-13 1988-08-10 Verfahren zum elektrischen Verbinden von integrierten Schaltungschips, eine Harzzusammensetzung für Podeste, und gemäss diesem Verfahren hergestellte Flüssigkristallanzeigevorrichtung. Expired - Fee Related DE3888895T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20222587 1987-08-13

Publications (2)

Publication Number Publication Date
DE3888895D1 true DE3888895D1 (de) 1994-05-11
DE3888895T2 DE3888895T2 (de) 1994-08-25

Family

ID=16454035

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3888895T Expired - Fee Related DE3888895T2 (de) 1987-08-13 1988-08-10 Verfahren zum elektrischen Verbinden von integrierten Schaltungschips, eine Harzzusammensetzung für Podeste, und gemäss diesem Verfahren hergestellte Flüssigkristallanzeigevorrichtung.

Country Status (4)

Country Link
US (1) US4917466A (de)
EP (1) EP0303256B1 (de)
KR (1) KR950008410B1 (de)
DE (1) DE3888895T2 (de)

Families Citing this family (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5029984A (en) * 1988-03-15 1991-07-09 Mitsubishi Denki Kabushiki Kaisha Liquid crystal display device
US5219607A (en) * 1988-11-29 1993-06-15 Nippon Cmk Corp. Method of manufacturing printed circuit board
DE3910963A1 (de) * 1989-04-05 1990-10-11 Licentia Gmbh Schaltungsanordnung
US4998803A (en) * 1989-04-13 1991-03-12 Tacan Corporation Mounting structure for optical and electro-optical components and method of making same
JPH0310224A (ja) * 1989-06-07 1991-01-17 Sharp Corp 表示装置
US5180888A (en) * 1989-08-10 1993-01-19 Casio Computer Co., Ltd. Conductive bonding agent and a conductive connecting method
JPH03125443A (ja) * 1989-10-09 1991-05-28 Sharp Corp 実装基板の電極及び該実装基板の電極を有する液晶表示装置
US5611140A (en) * 1989-12-18 1997-03-18 Epoxy Technology, Inc. Method of forming electrically conductive polymer interconnects on electrical substrates
US5074947A (en) * 1989-12-18 1991-12-24 Epoxy Technology, Inc. Flip chip technology using electrically conductive polymers and dielectrics
US5164850A (en) * 1990-01-29 1992-11-17 Sanyo Electric Co., Ltd. Liquid crystal device including tantalum nitride with specific nitriding ratio
JP2554769B2 (ja) * 1990-05-16 1996-11-13 株式会社東芝 液晶表示装置
JP2843658B2 (ja) * 1990-08-02 1999-01-06 東レ・ダウコーニング・シリコーン株式会社 フリップチップ型半導体装置
NL9001982A (nl) * 1990-09-10 1992-04-01 Koninkl Philips Electronics Nv Interconnectiestructuur.
EP0501413B1 (de) * 1991-02-26 1996-10-02 Rohm Co., Ltd. Flache Anzeigevorrichtung
JP3356794B2 (ja) * 1991-04-03 2002-12-16 セイコーエプソン株式会社 液晶表示装置
FR2701586B1 (fr) * 1993-02-12 1995-03-24 Souriau Diagnostic Electron Dispositif d'affichage à cristaux liquides comprenant un réseau de points images.
EP0617308A1 (de) * 1993-03-22 1994-09-28 NCR International, Inc. Flüssigkristallanzeige mit integrierter Elektronik
EP0622655A3 (de) * 1993-04-22 1995-09-13 Matsushita Electric Ind Co Ltd Anzeigevorrichtung, Verfahren zu ihrer Steuerung, und Anzeigeeinrichtung vom Projectionstyp mit derselben.
JPH0756184A (ja) * 1993-08-12 1995-03-03 Sharp Corp 表示装置
EP0645805B1 (de) * 1993-09-29 2000-11-29 Matsushita Electric Industrial Co., Ltd. Verfahren zum Montieren einer Halbleiteranordnung auf einer Schaltungsplatte und eine Schaltungsplatte mit einer Halbleiteranordnung darauf
KR960701422A (ko) * 1993-12-21 1996-02-24 프레데릭 얀 스미트 화상 표시 장치 및 화상 표시 장치 제조 방법(Picture display device and method of manufacturing a picture display device)
US5517344A (en) * 1994-05-20 1996-05-14 Prime View Hk Limited System for protection of drive circuits formed on a substrate of a liquid crystal display
US5519524A (en) * 1994-07-05 1996-05-21 Fergason; James L. Active matrix liquid crystal having a counterelectrode substrate extended and connected to an external circuit
US5529863A (en) * 1994-08-01 1996-06-25 Motorola, Inc. Method for fabricating LCD substrates having solderable die attach pads
EP0708481A3 (de) * 1994-10-20 1997-04-02 Hughes Aircraft Co Verbesserte thermische Höcker für monolithische integrierte Schaltungen höherer Leistung vom Flipchip-Typ und Herstellungsverfahren
KR0139374B1 (ko) * 1994-12-30 1998-06-15 김광호 박막 트랜지스터 액정표시패널의 트랜스퍼 컨택트 형성방법 및 그 구조
US5930047A (en) * 1995-04-21 1999-07-27 Xelux Holding Ag Anti-glare device
US5591480A (en) * 1995-08-21 1997-01-07 Motorola, Inc. Method for fabricating metallization patterns on an electronic substrate
JP3928753B2 (ja) * 1996-08-06 2007-06-13 日立化成工業株式会社 マルチチップ実装法、および接着剤付チップの製造方法
TW480636B (en) * 1996-12-04 2002-03-21 Seiko Epson Corp Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment
JP3625646B2 (ja) 1998-03-23 2005-03-02 東レエンジニアリング株式会社 フリップチップ実装方法
WO1999067324A1 (en) * 1998-06-22 1999-12-29 Loctite Corporation Thermosetting resin compositions useful as underfill sealants
US6189208B1 (en) 1998-09-11 2001-02-20 Polymer Flip Chip Corp. Flip chip mounting technique
US6265051B1 (en) * 1998-11-20 2001-07-24 3Com Corporation Edge connectors for printed circuit boards comprising conductive ink
US6410415B1 (en) * 1999-03-23 2002-06-25 Polymer Flip Chip Corporation Flip chip mounting technique
JP3441412B2 (ja) * 1999-10-29 2003-09-02 シャープ株式会社 樹脂封止型半導体装置およびこれを用いた液晶表示モジュール
JP3451373B2 (ja) * 1999-11-24 2003-09-29 オムロン株式会社 電磁波読み取り可能なデータキャリアの製造方法
JP2002196298A (ja) * 2000-12-22 2002-07-12 Fujitsu Ltd 液晶表示ユニットとその製造方法
TW521410B (en) * 2001-11-15 2003-02-21 Siliconware Precision Industries Co Ltd Semiconductor package article
US6823582B1 (en) * 2002-08-02 2004-11-30 National Semiconductor Corporation Apparatus and method for force mounting semiconductor packages to printed circuit boards
JP2004145129A (ja) * 2002-10-25 2004-05-20 Advanced Display Inc 表示装置およびその製造方法ならびに表示装置の製造装置
US8023071B2 (en) * 2002-11-25 2011-09-20 Sipix Imaging, Inc. Transmissive or reflective liquid crystal display
US20040238925A1 (en) * 2003-05-23 2004-12-02 Paul Morganelli Pre-applied thermoplastic reinforcement for electronic components
US7047633B2 (en) * 2003-05-23 2006-05-23 National Starch And Chemical Investment Holding, Corporation Method of using pre-applied underfill encapsulant
US20040232530A1 (en) * 2003-05-23 2004-11-25 Paul Morganelli Pre-applied thermoplastic reinforcement for electronic components
US20040245611A1 (en) * 2003-05-23 2004-12-09 Paul Morganelli Pre-applied thermoplastic reinforcement for electronic components
US6978540B2 (en) * 2003-05-23 2005-12-27 National Starch And Chemical Investment Holding Corporation Method for pre-applied thermoplastic reinforcement of electronic components
US7281931B2 (en) * 2003-07-28 2007-10-16 Japan Electronics Industry Ltd. Electrical connector for connecting electrical units, electrical device, and production method for producing electrical device
KR100708643B1 (ko) * 2003-11-27 2007-04-17 삼성에스디아이 주식회사 플라즈마 표시 장치
TWM268600U (en) * 2004-12-10 2005-06-21 Innolux Display Corp Structure of chip on glass and liquid crystal display device using the structure
JP4920925B2 (ja) * 2005-07-25 2012-04-18 キヤノン株式会社 電子放出素子及びそれを用いた電子源並びに画像表示装置および情報表示再生装置とそれらの製造方法
KR20070016383A (ko) * 2005-08-03 2007-02-08 삼성전자주식회사 칩형 전기 소자 및 이를 포함하는 액정 표시 모듈
US20070097651A1 (en) * 2005-11-01 2007-05-03 Techfilm, Llc Thermal interface material with multiple size distribution thermally conductive fillers
KR100950514B1 (ko) * 2008-04-30 2010-03-30 엘지디스플레이 주식회사 액정표시장치
JP2011018669A (ja) * 2009-07-07 2011-01-27 Nitto Denko Corp 半導体ウェハダイシング用粘着シート及び該粘着シートを用いる半導体ウェハのダイシング方法
TWI527505B (zh) * 2013-01-10 2016-03-21 元太科技工業股份有限公司 電路基板結構及其製造方法
JP6243764B2 (ja) * 2014-03-18 2017-12-06 デクセリアルズ株式会社 可撓性実装モジュール体の製造方法
CN107346070B (zh) * 2017-07-11 2021-01-19 京东方科技集团股份有限公司 显示基板
US20190100663A1 (en) * 2017-10-03 2019-04-04 Shin-Etsu Chemical Co., Ltd. Anisotropic conductive film and method for manufacturing anisotropic conductive film
US10359812B2 (en) * 2017-12-12 2019-07-23 Motorola Mobility Llc Device component exposure protection
US10876341B2 (en) * 2018-07-24 2020-12-29 Brose Fahrzeugteile Gmbh & Co. Kommanditgesellschaft, Bamberg Door drive system
KR20200115757A (ko) * 2019-03-25 2020-10-08 삼성디스플레이 주식회사 회로기판 및 이의 제조방법

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812587B2 (ja) * 1978-11-17 1983-03-09 日本黒鉛工業株式会社 フイルム状の液晶表示管用電極コネクタの製造方法
JPS5670529A (en) * 1979-11-14 1981-06-12 Hitachi Ltd Liquid crystal display unit
JPS56116011A (en) * 1980-02-18 1981-09-11 Sharp Corp Liquid crystal display device
US4362903A (en) * 1980-12-29 1982-12-07 General Electric Company Electrical conductor interconnect providing solderable connections to hard-to-contact substrates, such as liquid crystal cells
JPS57188852A (en) * 1981-05-15 1982-11-19 Citizen Watch Co Ltd Method of sealing ic
US4413257A (en) * 1981-07-13 1983-11-01 Beckman Instruments, Inc. Conductive particle lead termination for an electro-optic display
JPS59195837A (ja) * 1983-04-21 1984-11-07 Sharp Corp Ｌｓｉチツプボンデイング方法
JPS60238817A (ja) * 1984-05-12 1985-11-27 Citizen Watch Co Ltd 液晶表示装置
JPS6194330A (ja) * 1984-10-16 1986-05-13 Sharp Corp フエイスダウンボンデイング方法
JPS61279139A (ja) * 1985-06-04 1986-12-09 Nec Corp 混成集積回路装置
JPS6243138A (ja) * 1985-08-21 1987-02-25 Seiko Instr & Electronics Ltd 液晶表示装置のｉｃ実装構造
DE3533993A1 (de) * 1985-09-24 1987-04-02 Borg Instr Gmbh Verfahren zum kontaktieren auf leiterbahnen, vorrichtung zum ausueben des verfahrens und fluessigkristallzelle mit aufgebondeten chip

Also Published As

Publication number Publication date
KR890004423A (ko) 1989-04-21
EP0303256B1 (de) 1994-04-06
EP0303256A3 (en) 1990-09-26
KR950008410B1 (ko) 1995-07-28
DE3888895T2 (de) 1994-08-25
US4917466A (en) 1990-04-17
EP0303256A2 (de) 1989-02-15

Similar Documents

Publication Publication Date Title
DE3888895T2 (de) Verfahren zum elektrischen Verbinden von integrierten Schaltungschips, eine Harzzusammensetzung für Podeste, und gemäss diesem Verfahren hergestellte Flüssigkristallanzeigevorrichtung.
DE69015511T2 (de) Verfahren und Vorrichtung zum Verbinden von Halbleitersubstraten.
DE3782381T2 (de) Fluessigkristall-vorrichtung und verfahren zu ihrer herstellung.
DE3850926T2 (de) Verfahren und Apparatur zum Prüfen von Halbleiter-Elementen.
DE3577872D1 (de) Fluessigkristallzusammensetzung, verfahren und vorrichtung.
DE3675554D1 (de) Lotverbindungsstruktur zum verbinden von halbleiteranordnungen mit substraten und verfahren zur herstellung derselben.
DE3574515D1 (de) Fluessigkristallbauelement und verfahren zu dessen betrieb.
DE3685124D1 (de) Integriertes halbleiterschaltungsbauelement und verfahren zu seiner herstellung.
DE3879541T2 (de) Prüfverfahren für LCD-Elemente.
DE3877815T2 (de) Verfahren und vorrichtung zum messen von fluessigkeit.
DE3587858D1 (de) IC-Testvorrichtung.
DE3869492D1 (de) Elektronische mikroschaltungskarte und verfahren zum herstellen derselben.
DE68922483T2 (de) Herstellungsmethode für eine Flüssigkristall-Anzeigevorrichtung.
DE3884039T2 (de) Verbindungsverfahren zum Testen und Montieren von elektronischen Bauelementen.
DE3768371D1 (de) Vorrichtung zum kompensieren von zeitvarianten feldstoerungen in magnetfeldern.
DE3788586T2 (de) Schaltung zur Prüfung des Eingangsspannungssignals für eine halbleiterintegrierte Schaltung.
DE3877875T2 (de) Bestandteil zum erzeugen von halbleitergeraeten und verfahren zu dessen herstellung.
DE3886341D1 (de) Halbleiteranordnung mit Höckerelektrode und Verfahren zum Herstellen derselben.
DE3881447D1 (de) Vorrichtung zum anschliessen von karten mit integrierten schaltungen.
DE3789674D1 (de) Schaltung zum Abgleichen von Kristalländerungen für Flüssigkristallanzeigegerät.
DE68918301D1 (de) Passivierungsverfahren für eine integrierte Schaltung.
DE3887770D1 (de) Verfahren und Apparat zum Verbinden von Leiterdrähten für eine integrierte Schaltungsanordnung.
DE3880209T2 (de) Betatest für einen Transistor in einer Schaltung und Verfahren.
DE3888511T2 (de) Verfahren zum Herstellen von elektrischen Kontakten in integrierten Schaltungen.
DE3581440D1 (de) Vorrichtung zum zufuehren von schleiffluessigkeit.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: KABUSHIKI KAISHA TOSHIBA, KAWASAKI, KANAGAWA, JP

8339 Ceased/non-payment of the annual fee