DE3851347D1 - Integrierte Schaltung vom Typ "Masterslice". - Google Patents

Integrierte Schaltung vom Typ "Masterslice".

Info

Publication number
DE3851347D1
DE3851347D1 DE3851347T DE3851347T DE3851347D1 DE 3851347 D1 DE3851347 D1 DE 3851347D1 DE 3851347 T DE3851347 T DE 3851347T DE 3851347 T DE3851347 T DE 3851347T DE 3851347 D1 DE3851347 D1 DE 3851347D1
Authority
DE
Germany
Prior art keywords
masterslice
type
integrated circuit
integrated
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3851347T
Other languages
English (en)
Inventor
Masayuki Naganuma
Yoshiyuki Suehiro
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Application granted granted Critical
Publication of DE3851347D1 publication Critical patent/DE3851347D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • H01L27/11898—Input and output buffer/driver structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/07—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration the components having an active region in common
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE3851347T 1987-02-13 1988-02-02 Integrierte Schaltung vom Typ "Masterslice". Expired - Lifetime DE3851347D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62031782A JPH06105757B2 (ja) 1987-02-13 1987-02-13 マスタ・スライス型半導体集積回路

Publications (1)

Publication Number Publication Date
DE3851347D1 true DE3851347D1 (de) 1994-10-13

Family

ID=12340625

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3851347T Expired - Lifetime DE3851347D1 (de) 1987-02-13 1988-02-02 Integrierte Schaltung vom Typ "Masterslice".

Country Status (5)

Country Link
US (1) US4825107A (de)
EP (1) EP0278857B1 (de)
JP (1) JPH06105757B2 (de)
KR (1) KR910000023B1 (de)
DE (1) DE3851347D1 (de)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2594988B2 (ja) * 1987-11-27 1997-03-26 株式会社日立製作所 半導体集積回路装置の動作電位供給配線の配線設計方法
JPH01251738A (ja) * 1988-03-31 1989-10-06 Toshiba Corp スタンダードセル
JPH01289138A (ja) * 1988-05-16 1989-11-21 Toshiba Corp マスタースライス型半導体集積回路
US5162893A (en) * 1988-05-23 1992-11-10 Fujitsu Limited Semiconductor integrated circuit device with an enlarged internal logic circuit area
US4990802A (en) * 1988-11-22 1991-02-05 At&T Bell Laboratories ESD protection for output buffers
US4912348A (en) * 1988-12-09 1990-03-27 Idaho Research Foundation Method for designing pass transistor asynchronous sequential circuits
US4975758A (en) * 1989-06-02 1990-12-04 Ncr Corporation Gate isolated I.O cell architecture for diverse pad and drive configurations
JPH0430570A (ja) * 1990-05-28 1992-02-03 Sanyo Electric Co Ltd 半導体集積回路
US5341310A (en) * 1991-12-17 1994-08-23 International Business Machines Corporation Wiring layout design method and system for integrated circuits
US5367187A (en) * 1992-12-22 1994-11-22 Quality Semiconductor, Inc. Master slice gate array integrated circuits with basic cells adaptable for both input/output and logic functions
US5424589A (en) * 1993-02-12 1995-06-13 The Board Of Trustees Of The Leland Stanford Junior University Electrically programmable inter-chip interconnect architecture
JPH06326194A (ja) * 1993-05-17 1994-11-25 Mitsubishi Electric Corp 半導体集積回路装置
US5469473A (en) * 1994-04-15 1995-11-21 Texas Instruments Incorporated Transceiver circuit with transition detection
JP3487989B2 (ja) * 1995-10-31 2004-01-19 富士通株式会社 半導体装置
US5796638A (en) * 1996-06-24 1998-08-18 The Board Of Trustees Of The University Of Illinois Methods, apparatus and computer program products for synthesizing integrated circuits with electrostatic discharge capability and connecting ground rules faults therein
US5757041A (en) * 1996-09-11 1998-05-26 Northrop Grumman Corporation Adaptable MMIC array
US6979908B1 (en) * 2000-01-11 2005-12-27 Texas Instruments Incorporated Input/output architecture for integrated circuits with efficient positioning of integrated circuit elements
US6550047B1 (en) * 2000-10-02 2003-04-15 Artisan Components, Inc. Semiconductor chip input/output cell design and automated generation methods
US7430730B2 (en) * 2004-08-02 2008-09-30 Lsi Corporation Disabling unused IO resources in platform-based integrated circuits
JP2011242541A (ja) * 2010-05-17 2011-12-01 Panasonic Corp 半導体集積回路装置、および標準セルの端子構造
US20140312475A1 (en) * 2013-04-19 2014-10-23 Lsi Corporation Die reuse in electrical circuits

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6012751A (ja) * 1983-07-01 1985-01-23 Hitachi Ltd 半導体集積回路
JPS6027145A (ja) * 1983-07-25 1985-02-12 Hitachi Ltd 半導体集積回路装置
JPS6095935A (ja) * 1983-10-31 1985-05-29 Fujitsu Ltd ゲ−トアレイ集積回路装置
US4670749A (en) * 1984-04-13 1987-06-02 Zilog, Inc. Integrated circuit programmable cross-point connection technique
JPS6188538A (ja) * 1984-10-05 1986-05-06 Fujitsu Ltd 半導体装置
JPH073838B2 (ja) * 1985-02-28 1995-01-18 株式会社東芝 半導体集積回路
US4725835A (en) * 1985-09-13 1988-02-16 T-Bar Incorporated Time multiplexed bus matrix switching system
US4734885A (en) * 1985-10-17 1988-03-29 Harris Corporation Programming arrangement for programmable devices

Also Published As

Publication number Publication date
KR880010494A (ko) 1988-10-10
EP0278857A2 (de) 1988-08-17
EP0278857B1 (de) 1994-09-07
EP0278857A3 (en) 1990-06-13
JPS63198355A (ja) 1988-08-17
JPH06105757B2 (ja) 1994-12-21
KR910000023B1 (ko) 1991-01-19
US4825107B1 (de) 1992-08-18
US4825107A (en) 1989-04-25

Similar Documents

Publication Publication Date Title
DE3851347D1 (de) Integrierte Schaltung vom Typ "Masterslice".
DE3853814D1 (de) Integrierte Halbleiterschaltung.
FI883596A (fi) Epipodofyllotoxinglukosid-4' -fosfatderivat.
NO891828L (no) Integrert kretskort.
DE3587715D1 (de) Integrierte Schaltung.
DE3870958D1 (de) Halbleiteranordnung vom druckkontakt-typ.
DE3578224D1 (de) Integrierte schaltung vom chip-auf-chip-typ.
DE3766422D1 (de) Integrierte hybridschaltung.
DE3782775D1 (de) Integrierte halbleiterschaltung.
IT1206453B (it) Crema avente un'eccellente attivita' anti-infiammatoria.
DE3680774D1 (de) Integriertes halbleiterbauelement.
DE3887849D1 (de) Integrierte Schaltungspackung.
DE3884492D1 (de) Integrierte halbleiterschaltungsanordnung.
DE3889570D1 (de) Halbleiterschaltung.
DE3886236D1 (de) Integrierter Schaltkreis vom "Master slice" Typ.
DE68929068D1 (de) Integrierte Halbleiterschaltungsanordnung vom "Masterslice"-Typ
DE3581159D1 (de) Halbleiteranordnung mit integrierter schaltung.
DE3881279D1 (de) Bildsensor vom typ "direkter kontakt".
NO883857L (no) 3'-demetoksyepipodofyllotoksin-glukosidderivater.
FI885785A (fi) Epipodofyllotoxinglukosid-4'-acylderivat.
IT1209577B (it) Sintesi dell'aspartame.
DE3884460D1 (de) Intergrierte halbleiterschaltung.
FI843110A0 (fi) 4'-halogenantracyklinglykosid.
IT1212097B (it) Sintesi dell'aspartame.
DE3667225D1 (de) Monolithisch integrierte halbleiteranordnung.

Legal Events

Date Code Title Description
8332 No legal effect for de