DE3785317D1 - Matrix hoher packungsdichte aus dynamischen vmos ram. - Google Patents
Matrix hoher packungsdichte aus dynamischen vmos ram.Info
- Publication number
- DE3785317D1 DE3785317D1 DE8787117303T DE3785317T DE3785317D1 DE 3785317 D1 DE3785317 D1 DE 3785317D1 DE 8787117303 T DE8787117303 T DE 8787117303T DE 3785317 T DE3785317 T DE 3785317T DE 3785317 D1 DE3785317 D1 DE 3785317D1
- Authority
- DE
- Germany
- Prior art keywords
- vmos
- ram
- dynamic
- packing density
- high packing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8221—Three dimensional integrated circuits stacked in different levels
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/39—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench
- H10B12/395—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor and the transistor being in a same trench the transistor being vertical
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Semiconductor Memories (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/945,275 US4763180A (en) | 1986-12-22 | 1986-12-22 | Method and structure for a high density VMOS dynamic ram array |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3785317D1 true DE3785317D1 (de) | 1993-05-13 |
DE3785317T2 DE3785317T2 (de) | 1993-10-28 |
Family
ID=25482893
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE87117303T Expired - Fee Related DE3785317T2 (de) | 1986-12-22 | 1987-11-24 | Matrix hoher Packungsdichte aus dynamischen VMOS RAM. |
Country Status (4)
Country | Link |
---|---|
US (1) | US4763180A (de) |
EP (1) | EP0272476B1 (de) |
JP (1) | JPS63157463A (de) |
DE (1) | DE3785317T2 (de) |
Families Citing this family (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH088357B2 (ja) * | 1986-12-01 | 1996-01-29 | 三菱電機株式会社 | 縦型mosトランジスタ |
US5734188A (en) * | 1987-09-19 | 1998-03-31 | Hitachi, Ltd. | Semiconductor integrated circuit, method of fabricating the same and apparatus for fabricating the same |
JPH01227468A (ja) * | 1988-03-08 | 1989-09-11 | Oki Electric Ind Co Ltd | 半導体記憶装置 |
US4896293A (en) * | 1988-06-09 | 1990-01-23 | Texas Instruments Incorporated | Dynamic ram cell with isolated trench capacitors |
US5917211A (en) * | 1988-09-19 | 1999-06-29 | Hitachi, Ltd. | Semiconductor integrated circuit, method of fabricating the same and apparatus for fabricating the same |
JP3003188B2 (ja) * | 1990-09-10 | 2000-01-24 | ソニー株式会社 | 半導体メモリ及びその製造方法 |
KR960016773B1 (en) * | 1994-03-28 | 1996-12-20 | Samsung Electronics Co Ltd | Buried bit line and cylindrical gate cell and forming method thereof |
US5693971A (en) * | 1994-07-14 | 1997-12-02 | Micron Technology, Inc. | Combined trench and field isolation structure for semiconductor devices |
US5602049A (en) * | 1994-10-04 | 1997-02-11 | United Microelectronics Corporation | Method of fabricating a buried structure SRAM cell |
DE19620625C1 (de) * | 1996-05-22 | 1997-10-23 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US5933725A (en) * | 1998-05-27 | 1999-08-03 | Vanguard International Semiconductor Corporation | Word line resistance reduction method and design for high density memory with relaxed metal pitch |
TW469599B (en) | 1998-12-02 | 2001-12-21 | Infineon Technologies Ag | DRAM-cells arrangement and its production method |
US6380027B2 (en) | 1999-01-04 | 2002-04-30 | International Business Machines Corporation | Dual tox trench dram structures and process using V-groove |
US6271080B1 (en) | 1999-12-16 | 2001-08-07 | International Business Machines Corporation | Structure and method for planar MOSFET DRAM cell free of wordline gate conductor to storage trench overlay sensitivity |
US6437381B1 (en) | 2000-04-27 | 2002-08-20 | International Business Machines Corporation | Semiconductor memory device with reduced orientation-dependent oxidation in trench structures |
KR100473476B1 (ko) * | 2002-07-04 | 2005-03-10 | 삼성전자주식회사 | 반도체 장치 및 그 제조방법 |
US6586291B1 (en) * | 2002-08-08 | 2003-07-01 | Lsi Logic Corporation | High density memory with storage capacitor |
US6853031B2 (en) * | 2003-04-17 | 2005-02-08 | United Microelectronics Corp. | Structure of a trapezoid-triple-gate FET |
US10205032B2 (en) | 2010-09-20 | 2019-02-12 | Infineon Technologies Ag | Semiconductor structure and method for making same |
EP2555241A1 (de) * | 2011-08-02 | 2013-02-06 | Nxp B.V. | Integrierter Schaltungs-Chip, Halbleitergehäuse, Leiterplatte und Verfahren zur Herstellung des integrierten Schaltungs-Chip |
US9812443B1 (en) | 2017-01-13 | 2017-11-07 | International Business Machines Corporation | Forming vertical transistors and metal-insulator-metal capacitors on the same chip |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2619713C2 (de) * | 1976-05-04 | 1984-12-20 | Siemens AG, 1000 Berlin und 8000 München | Halbleiterspeicher |
DE2703871C2 (de) * | 1977-01-31 | 1985-06-13 | Siemens AG, 1000 Berlin und 8000 München | Halbleiterspeicher mit wenigstens einem V-MOS-Transistor |
US4222063A (en) * | 1978-05-30 | 1980-09-09 | American Microsystems | VMOS Floating gate memory with breakdown voltage lowering region |
JPS5511365A (en) * | 1978-07-11 | 1980-01-26 | Pioneer Electronic Corp | Semiconductor memory |
US4225879A (en) * | 1979-01-26 | 1980-09-30 | Burroughs Corporation | V-MOS Field effect transistor for a dynamic memory cell having improved capacitance |
US4369564A (en) * | 1979-10-29 | 1983-01-25 | American Microsystems, Inc. | VMOS Memory cell and method for making same |
JPS5681974A (en) * | 1979-12-07 | 1981-07-04 | Toshiba Corp | Manufacture of mos type semiconductor device |
US4353086A (en) * | 1980-05-07 | 1982-10-05 | Bell Telephone Laboratories, Incorporated | Silicon integrated circuits |
US4364074A (en) * | 1980-06-12 | 1982-12-14 | International Business Machines Corporation | V-MOS Device with self-aligned multiple electrodes |
US4326332A (en) * | 1980-07-28 | 1982-04-27 | International Business Machines Corp. | Method of making a high density V-MOS memory array |
US4672410A (en) * | 1984-07-12 | 1987-06-09 | Nippon Telegraph & Telephone | Semiconductor memory device with trench surrounding each memory cell |
US4651184A (en) * | 1984-08-31 | 1987-03-17 | Texas Instruments Incorporated | Dram cell and array |
-
1986
- 1986-12-22 US US06/945,275 patent/US4763180A/en not_active Expired - Fee Related
-
1987
- 1987-10-16 JP JP62259877A patent/JPS63157463A/ja active Granted
- 1987-11-24 DE DE87117303T patent/DE3785317T2/de not_active Expired - Fee Related
- 1987-11-24 EP EP87117303A patent/EP0272476B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0371786B2 (de) | 1991-11-14 |
EP0272476A3 (en) | 1989-06-07 |
EP0272476B1 (de) | 1993-04-07 |
EP0272476A2 (de) | 1988-06-29 |
JPS63157463A (ja) | 1988-06-30 |
DE3785317T2 (de) | 1993-10-28 |
US4763180A (en) | 1988-08-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3785317T2 (de) | Matrix hoher Packungsdichte aus dynamischen VMOS RAM. | |
NO851170L (no) | Lagringsstabile, hurtignedbrytende farmasoeytiske virksomme stoff-presslegemer | |
FR2568871B1 (fr) | Produit compact diamante thermostable | |
DE3884977T2 (de) | Multireihe-Verbinder mit hoher Packungsdichte. | |
DK381687A (da) | Dynamisk adresseoversaetter | |
DE3584694D1 (de) | Dynamischer direktzugriffspeicher. | |
DE3675169D1 (de) | Herstellung von tabletten. | |
DE3771402D1 (de) | Thermoplaste, die benzocyclobutengruppen enthalten. | |
DE3772109D1 (de) | Vertikal strukturierter dynamischer speicher hoher dichte. | |
DE69028245T2 (de) | Dynamische RAM-Zelle mit hoher Dichte | |
NO890019D0 (no) | Delt labyrinttetning. | |
IT1210913B (it) | Dispositivo numerico per comandare la rappresentanzione grafica di caratteri. | |
DE3852091D1 (de) | Ausgabeschaltungssystem eines statischen RAM-Speichers. | |
DE3882324T2 (de) | Dynamischer RAM-Speicher. | |
DE3586114D1 (de) | Synthese von ammoniak. | |
DE3868457D1 (de) | Statische ram-halbleiterspeicheranordnung. | |
DE3687486T2 (de) | Dynamische speicheranordnung. | |
DE3279165D1 (de) | Non-volatile dynamic ram cell | |
IT8521657A0 (it) | 1-(2-pirimidinil)-piperazinilderivati di 1-pirrolidin-2-oni psicogeriatrici. | |
DE3781607D1 (de) | Statische ram-speicheranordnungen. | |
DK376882A (da) | Fungicidt virksomme 1-(trihalogenmethylsulfenyl)-4-aryl-1,2,4-triazolidin-5-oner | |
FR2500823B1 (fr) | 1-aminoalkyl-1, 2, 3, 4-tetrahydroanphtalenes mono- ou disubstitues utiles notamment comme adrenergiques et medicaments les contenant | |
DE3882305T2 (de) | Aktive dynamische Speicherzelle. | |
FR2559400B1 (fr) | Substance antimousse | |
DE3579568D1 (de) | Antisaeurepulver hoher dichte. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |