DE3752017D1 - Mikrorechner mit Zugriffsfähigkeit auf einen internen Speicher mit gewünschter variabler Zugriffszeit - Google Patents
Mikrorechner mit Zugriffsfähigkeit auf einen internen Speicher mit gewünschter variabler ZugriffszeitInfo
- Publication number
- DE3752017D1 DE3752017D1 DE3752017T DE3752017T DE3752017D1 DE 3752017 D1 DE3752017 D1 DE 3752017D1 DE 3752017 T DE3752017 T DE 3752017T DE 3752017 T DE3752017 T DE 3752017T DE 3752017 D1 DE3752017 D1 DE 3752017D1
- Authority
- DE
- Germany
- Prior art keywords
- accessibility
- microcomputer
- internal memory
- access time
- desired variable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6434886 | 1986-03-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
DE3752017D1 true DE3752017D1 (de) | 1997-03-20 |
DE3752017T2 DE3752017T2 (de) | 1997-08-28 |
Family
ID=13255647
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE3752017T Expired - Lifetime DE3752017T2 (de) | 1986-03-20 | 1987-03-20 | Mikrorechner mit Zugriffsfähigkeit auf einen internen Speicher mit gewünschter variabler Zugriffszeit |
Country Status (4)
Country | Link |
---|---|
US (1) | US4870562A (de) |
EP (1) | EP0238090B1 (de) |
JP (1) | JP2957177B2 (de) |
DE (1) | DE3752017T2 (de) |
Families Citing this family (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07113919B2 (ja) * | 1987-10-30 | 1995-12-06 | 横河・ヒユーレツト・パツカード株式会社 | マイクロプロセッサ |
US5440749A (en) * | 1989-08-03 | 1995-08-08 | Nanotronics Corporation | High performance, low cost microprocessor architecture |
JPH0383149A (ja) * | 1989-08-28 | 1991-04-09 | Matsushita Electric Ind Co Ltd | マイクロコンピュータ |
JP2762138B2 (ja) * | 1989-11-06 | 1998-06-04 | 三菱電機株式会社 | メモリコントロールユニット |
IL96808A (en) | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
US6751696B2 (en) | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
US6324120B2 (en) | 1990-04-18 | 2001-11-27 | Rambus Inc. | Memory device having a variable data output length |
US5247636A (en) * | 1990-05-31 | 1993-09-21 | International Business Machines Corporation | Digital processor clock circuit |
US5247621A (en) * | 1990-09-26 | 1993-09-21 | Advanced Micro Devices, Inc. | System and method for processor bus use |
DE69231077T2 (de) * | 1991-03-06 | 2001-02-01 | Nec Corp., Tokio/Tokyo | Einchipmikrorechner mit Schutzfuntion für den Inhalt eines internen ROM's |
KR930008042B1 (ko) * | 1991-04-03 | 1993-08-25 | 삼성전자 주식회사 | 마이크로 콘트롤러 유닛 |
US5325515A (en) * | 1991-05-14 | 1994-06-28 | Nec Electronics, Inc. | Single-component memory controller utilizing asynchronous state machines |
EP0601715A1 (de) * | 1992-12-11 | 1994-06-15 | National Semiconductor Corporation | Für den On-Chip-Speicherzugriff optimierter CPV-Kernbus |
US5416434A (en) * | 1993-03-05 | 1995-05-16 | Hewlett-Packard Corporation | Adaptive clock generation with pseudo random variation |
JP3904244B2 (ja) | 1993-09-17 | 2007-04-11 | 株式会社ルネサステクノロジ | シングル・チップ・データ処理装置 |
US6735683B2 (en) | 1994-09-14 | 2004-05-11 | Hitachi, Ltd. | Single-chip microcomputer with hierarchical internal bus structure having data and address signal lines coupling CPU with other processing elements |
US5504877A (en) * | 1994-11-29 | 1996-04-02 | Cordata, Inc. | Adaptive DRAM timing set according to sum of capacitance valves retrieved from table based on memory bank size |
US5771375A (en) * | 1995-09-18 | 1998-06-23 | International Business Machines Corporation | Automatic delay adjustment for static timing analysis using clock edge identification and half cycle paths |
JPH09311812A (ja) * | 1996-05-24 | 1997-12-02 | Oki Electric Ind Co Ltd | マイクロコンピュータ |
US5892981A (en) * | 1996-10-10 | 1999-04-06 | Hewlett-Packard Company | Memory system and device |
JP3620181B2 (ja) * | 1996-12-05 | 2005-02-16 | 富士通株式会社 | 半導体装置及びリードアクセス方法 |
US6970985B2 (en) | 2002-07-09 | 2005-11-29 | Bluerisc Inc. | Statically speculative memory accessing |
US20050114850A1 (en) | 2003-10-29 | 2005-05-26 | Saurabh Chheda | Energy-focused re-compilation of executables and hardware mechanisms based on compiler-architecture interaction and compiler-inserted control |
US7996671B2 (en) | 2003-11-17 | 2011-08-09 | Bluerisc Inc. | Security of program executables and microprocessors based on compiler-architecture interaction |
US8607209B2 (en) | 2004-02-04 | 2013-12-10 | Bluerisc Inc. | Energy-focused compiler-assisted branch prediction |
US20080126766A1 (en) | 2006-11-03 | 2008-05-29 | Saurabh Chheda | Securing microprocessors against information leakage and physical tampering |
MX2011000292A (es) * | 2008-07-23 | 2011-02-23 | Micro Motion Inc | Sistema de procesamiento con cotrol de acceso a memoria externa. |
JP2014013605A (ja) * | 2013-09-18 | 2014-01-23 | Micro Motion Inc | 外部メモリーへのアクセスを制御する処理システム |
ES2933256T3 (es) | 2017-08-08 | 2023-02-03 | Hoffmann La Roche | Tratamiento con obinutuzumab de un subgrupo de pacientes con LDLBG |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3962683A (en) * | 1971-08-31 | 1976-06-08 | Max Brown | CPU programmable control system |
US3984812A (en) * | 1974-04-15 | 1976-10-05 | Burroughs Corporation | Computer memory read delay |
US4093982A (en) * | 1976-05-03 | 1978-06-06 | International Business Machines Corporation | Microprocessor system |
US4168526A (en) * | 1978-03-02 | 1979-09-18 | General Signal Corporation | Digital circuit generating a vital relay |
US4397031A (en) * | 1980-12-04 | 1983-08-02 | Weber Paul A | Time delay computer |
US4447870A (en) * | 1981-04-03 | 1984-05-08 | Honeywell Information Systems Inc. | Apparatus for setting the basic clock timing in a data processing system |
JPS5839357A (ja) * | 1981-08-31 | 1983-03-08 | Sanyo Electric Co Ltd | Ramのアドレス方法 |
US4509120A (en) * | 1982-09-30 | 1985-04-02 | Bell Telephone Laboratories, Inc. | Variable cycle-time microcomputer |
IT1206331B (it) * | 1983-10-25 | 1989-04-14 | Honeywell Inf Systems | Architettura di sistema di elaborazione dati. |
JPS60151760A (ja) * | 1984-01-20 | 1985-08-09 | Canon Inc | システム電子機器 |
JPS60151759A (ja) * | 1984-01-20 | 1985-08-09 | Canon Inc | システム電子機器 |
-
1987
- 1987-03-20 DE DE3752017T patent/DE3752017T2/de not_active Expired - Lifetime
- 1987-03-20 EP EP87104094A patent/EP0238090B1/de not_active Expired - Lifetime
- 1987-03-20 US US07/028,513 patent/US4870562A/en not_active Expired - Lifetime
- 1987-03-20 JP JP62067357A patent/JP2957177B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP0238090A3 (de) | 1989-12-06 |
JPS6312049A (ja) | 1988-01-19 |
DE3752017T2 (de) | 1997-08-28 |
US4870562A (en) | 1989-09-26 |
JP2957177B2 (ja) | 1999-10-04 |
EP0238090A2 (de) | 1987-09-23 |
EP0238090B1 (de) | 1997-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3752017D1 (de) | Mikrorechner mit Zugriffsfähigkeit auf einen internen Speicher mit gewünschter variabler Zugriffszeit | |
DE3679319D1 (de) | Speichereinheit mit direktem zugriff. | |
DE3688267D1 (de) | Karte mit elektronischem speicher. | |
DE3771288D1 (de) | Dynamischer speicher mit wahlfreiem zugriff. | |
DE3585970D1 (de) | Mehrprozessoranordnung mit schnellwegmitteln fuer speicherzugriffe. | |
FI893980A0 (fi) | Akirala fluorhaltiga vaetskeformiga kristaller. | |
FI802259A (fi) | Elektronisk daempning av en stegmotor | |
DE3850896D1 (de) | Vektorzugriff auf Speicher. | |
DE3780840D1 (de) | Einen rillenkondensator enthaltender dynamischer speicher mit wahlfreiem zugriff. | |
DE58905459D1 (de) | Kühlerstutzen mit Verschlussdeckel. | |
DE3782756D1 (de) | Direktzugriffspeichereinrichtung. | |
DE3779705D1 (de) | Integrierte speicherschaltung mit blockadressierung. | |
PT87798B (pt) | Barril com tampao | |
DE69129829D1 (de) | Mikrocomputer mit Zugriff zu einem externen Speicher mit geringster Wartezeit | |
DE3767729D1 (de) | Assoziativspeicherzelle. | |
IT8521586A0 (it) | Scaffale rotante a scomparti. | |
DE3870452D1 (de) | Speicher-vorratseinheit mit variabelem volumen. | |
DE3771252D1 (de) | Speicher mit gleichzeitig adressierbaren speicherelementen. | |
FI791467A (fi) | Foerfarande foer behandling av i industriella processer anvaend i vatten emulgerad restolja samt anordningar foer utfoerande av foerfarandet | |
DE3750175D1 (de) | Mikroprozessor mit einem Cache-Speicher. | |
DE3685576D1 (de) | Halbleiterspeicheranordnung mit seriellem adressierungsschema. | |
DE3883935D1 (de) | Halbleiterspeicheranordnung mit einem seriellen Zugriffsspeicher. | |
DE69032776D1 (de) | Steuerungsschaltung zum Zugriff auf partiellen Speicher | |
DE69712587D1 (de) | Mikrorechner mit Zugriff auf einen externen Speicher | |
BR8804922A (pt) | Contador |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP |