DE3650746D1 - Gegenüber undefinierten Steuersignalen tolerante Verriegelungsschaltung - Google Patents

Gegenüber undefinierten Steuersignalen tolerante Verriegelungsschaltung

Info

Publication number
DE3650746D1
DE3650746D1 DE3650746T DE3650746T DE3650746D1 DE 3650746 D1 DE3650746 D1 DE 3650746D1 DE 3650746 T DE3650746 T DE 3650746T DE 3650746 T DE3650746 T DE 3650746T DE 3650746 D1 DE3650746 D1 DE 3650746D1
Authority
DE
Germany
Prior art keywords
control signals
locking circuit
undefined control
circuit tolerant
tolerant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3650746T
Other languages
English (en)
Other versions
DE3650746T2 (de
Inventor
Tatsuyoshi Sasada
Takenori Okitaka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Application granted granted Critical
Publication of DE3650746D1 publication Critical patent/DE3650746D1/de
Publication of DE3650746T2 publication Critical patent/DE3650746T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/3562—Bistable circuits of the master-slave type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0372—Bistable circuits of the master-slave type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
DE3650746T 1985-10-21 1986-10-21 Gegenüber undefinierten Steuersignalen tolerante Verriegelungsschaltung Expired - Lifetime DE3650746T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60235715A JPS6295016A (ja) 1985-10-21 1985-10-21 ラツチ回路

Publications (2)

Publication Number Publication Date
DE3650746D1 true DE3650746D1 (de) 2000-06-29
DE3650746T2 DE3650746T2 (de) 2000-10-19

Family

ID=16990152

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3650746T Expired - Lifetime DE3650746T2 (de) 1985-10-21 1986-10-21 Gegenüber undefinierten Steuersignalen tolerante Verriegelungsschaltung

Country Status (5)

Country Link
US (1) US4794276A (de)
EP (1) EP0219846B1 (de)
JP (1) JPS6295016A (de)
KR (1) KR900001777B1 (de)
DE (1) DE3650746T2 (de)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0308294A3 (de) * 1987-09-18 1991-04-03 STMicroelectronics, Inc. Geräuschbeständige Arbitrierungsschaltung
US4820939A (en) * 1987-11-24 1989-04-11 National Semiconductor Corporation Finite metastable time synchronizer
JP2621993B2 (ja) * 1989-09-05 1997-06-18 株式会社東芝 フリップフロップ回路
US5140180A (en) * 1990-08-24 1992-08-18 Ncr Corporation High speed cmos flip-flop employing clocked tristate inverters
JP2562995B2 (ja) * 1990-11-27 1996-12-11 三菱電機株式会社 データ処理回路の制御方法
JPH04263510A (ja) * 1991-02-18 1992-09-18 Nec Corp フリップフロップ回路
EP0516230B1 (de) * 1991-05-31 1999-08-04 Koninklijke Philips Electronics N.V. Elektronische Flip-Flop-Schaltung, und diese enthaltende integrierte Schaltung
WO1993019529A1 (en) * 1992-03-19 1993-09-30 Vlsi Technology Inc. Asynchronous-to-synchronous synchronizers, particularly cmos synchronizers
JP2903990B2 (ja) * 1994-02-28 1999-06-14 日本電気株式会社 走査回路
DE69531597T2 (de) * 1994-07-05 2004-06-24 Koninklijke Philips Electronics N.V. Testmethode und flipflop mit mutter- und tochtereinheit umfassender elektronischer schaltkreis
EP0713292A3 (de) * 1994-11-21 1997-10-01 Motorola Inc Rückgekoppelte Verriegelungsschaltung und deren Betriebsverfahren
US5789956A (en) * 1995-05-26 1998-08-04 Texas Instruments Incorporated Low power flip-flop
FR2802733B1 (fr) * 1999-12-21 2002-02-08 St Microelectronics Sa Bascule de type d maitre-esclave securisee
US20040150449A1 (en) * 2003-01-30 2004-08-05 Sun Microsystems, Inc. High-speed flip-flop circuitry and method for operating the same
JP2005160088A (ja) * 2003-11-27 2005-06-16 Samsung Electronics Co Ltd パルスベースフリップフロップ
US20080186070A1 (en) * 2006-04-27 2008-08-07 Arun Sundaresan Iyer Higher operating frequency latch circuit

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3720848A (en) * 1971-07-01 1973-03-13 Motorola Inc Solid-state relay
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
JPS5685934A (en) * 1979-12-14 1981-07-13 Nippon Telegr & Teleph Corp <Ntt> Control signal generating circuit
JPS5764394A (en) * 1980-10-01 1982-04-19 Nippon Telegr & Teleph Corp <Ntt> Semiconductor memory device
US4495629A (en) * 1983-01-25 1985-01-22 Storage Technology Partners CMOS scannable latch
JPS59151537A (ja) * 1983-01-29 1984-08-30 Toshiba Corp 相補ｍｏｓ形回路
US4484087A (en) * 1983-03-23 1984-11-20 General Electric Company CMOS latch cell including five transistors, and static flip-flops employing the cell
US4554467A (en) * 1983-06-22 1985-11-19 Motorola, Inc. CMOS Flip-flop
DE3443798A1 (de) * 1984-11-30 1986-06-12 Siemens AG, 1000 Berlin und 8000 München In c-mos-technik hergestellte, bistabile kippschaltung
FR2578125B1 (fr) * 1985-02-28 1987-04-10 Efcis Bascule bistable statique en technologie cmos
JPS61263313A (ja) * 1985-05-17 1986-11-21 Matsushita Electric Ind Co Ltd セレクタ付ラツチ回路

Also Published As

Publication number Publication date
US4794276A (en) 1988-12-27
JPH0348689B2 (de) 1991-07-25
KR900001777B1 (ko) 1990-03-24
EP0219846B1 (de) 2000-05-24
EP0219846A3 (de) 1989-09-06
DE3650746T2 (de) 2000-10-19
KR870004446A (ko) 1987-05-09
EP0219846A2 (de) 1987-04-29
JPS6295016A (ja) 1987-05-01

Similar Documents

Publication Publication Date Title
AU5761086A (en) Clock symmetry circuit
DE3650746T2 (de) Gegenüber undefinierten Steuersignalen tolerante Verriegelungsschaltung
KR870004577A (ko) 클럭 성형 회로
AU574591B2 (en) Master-slave latch circuit
DE3682638D1 (de) Steuerschaltung fuer taktsignale.
DK66987A (da) Kredsloeb til udnyttelse af fjernstyringssignaler
KR870001600A (ko) 플립플롭회로
KR870009065U (ko) 리모콘 시그날의 복조회로
KR870002704U (ko) 리모콘 수신회로의 오동작방지회로
KR870011024U (ko) 리모콘을 사용한 턴테이블의 오동작방지회로
KR870004255U (ko) 직렬 데이터의 병렬 변환회로
KR880014180U (ko) 파이롯트 신호의 오동작 방지회로
KR860015290U (ko) 동기신호 파손시 데이타 손실방지 회로
KR870009168U (ko) 전자레인지의 오동작 방지회로
KR870002814U (ko) Vtr의 강제 동기신호 발생회로
KR860011008U (ko) 자동 이득 조절 회로의 입력 제어회로
KR880008861U (ko) A/v 시스템의 모드 제어회로
KR870011461U (ko) 클록신호 발생회로
ATE58263T1 (de) Frequenzverriegelung von elektromagnetischen signalen.
KR870011445U (ko) 저역 신호 제한회로
KR850010350U (ko) 전자레인지의 오동작 방지회로
KR880008401U (ko) 위치궤환신호의 이상감지회로
KR870004238U (ko) 아날로그 제어신호 인터페이스회로
KR860012359U (ko) 더블 카셋트 택크의 절환회로
KR870009063U (ko) 시스템클럭 변환회로

Legal Events

Date Code Title Description
8364 No opposition during term of opposition