DE3130126C2 - - Google Patents

Info

Publication number
DE3130126C2
DE3130126C2 DE19813130126 DE3130126A DE3130126C2 DE 3130126 C2 DE3130126 C2 DE 3130126C2 DE 19813130126 DE19813130126 DE 19813130126 DE 3130126 A DE3130126 A DE 3130126A DE 3130126 C2 DE3130126 C2 DE 3130126C2
Authority
DE
Germany
Prior art keywords
signal
phase comparator
phase
digital
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE19813130126
Other languages
German (de)
English (en)
Other versions
DE3130126A1 (de
Inventor
Erich Ing.(Grad.) 8034 Germering De Burger
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE19813130126 priority Critical patent/DE3130126A1/de
Publication of DE3130126A1 publication Critical patent/DE3130126A1/de
Application granted granted Critical
Publication of DE3130126C2 publication Critical patent/DE3130126C2/de
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/191—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using at least two different signals from the frequency divider or the counter for determining the time difference
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
DE19813130126 1981-07-30 1981-07-30 Phasenregelschleife hoher einstellgenauigkeit Granted DE3130126A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19813130126 DE3130126A1 (de) 1981-07-30 1981-07-30 Phasenregelschleife hoher einstellgenauigkeit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19813130126 DE3130126A1 (de) 1981-07-30 1981-07-30 Phasenregelschleife hoher einstellgenauigkeit

Publications (2)

Publication Number Publication Date
DE3130126A1 DE3130126A1 (de) 1983-02-17
DE3130126C2 true DE3130126C2 (US20110009641A1-20110113-C00185.png) 1987-12-10

Family

ID=6138128

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19813130126 Granted DE3130126A1 (de) 1981-07-30 1981-07-30 Phasenregelschleife hoher einstellgenauigkeit

Country Status (1)

Country Link
DE (1) DE3130126A1 (US20110009641A1-20110113-C00185.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4016429A1 (de) * 1990-05-22 1991-11-28 Philips Patentverwaltung Phasenregelkreis mit einem flip-flop

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4987387A (en) * 1989-09-08 1991-01-22 Delco Electronics Corporation Phase locked loop circuit with digital control
FR2711440B1 (fr) * 1993-10-18 1996-02-02 France Telecom Dispositif à pureté spectrale pour l'échange d'informations à distance entre un objet portatif et une station.

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2854039C2 (de) * 1978-12-12 1984-07-12 Heinrich-Hertz-Institut für Nachrichtentechnik Berlin GmbH, 1000 Berlin Verfahren und Phasenregelkreis zum Synchronisieren eines Ausgangssignals mit einem Eingangssignal unregelmäßiger und/oder stark ausgedünnter Flankendichte

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4016429A1 (de) * 1990-05-22 1991-11-28 Philips Patentverwaltung Phasenregelkreis mit einem flip-flop

Also Published As

Publication number Publication date
DE3130126A1 (de) 1983-02-17

Similar Documents

Publication Publication Date Title
DE2515969B2 (de) Mehrkanalgenerator
DE1964912B2 (de) Frequenz-Synthesizer
EP0520590A1 (de) Schaltungsanordnung zur Frequenzsynthese
DE3046486C2 (de) Verfahren zum Vermindern des Rauschens eines digital einstellbaren Frequenzerzeugers und danach arbeitender Frequenzerzeuger
DE3906094C2 (de) Digitale Phasen/Frequenz-Detektorschaltung
DE2646147C3 (de) Digitale Phasenvergleichsanordnung
DE1766866B1 (de) Frequenzsynthetisator unter verwendung von regelschleifen
DE2919226C2 (de) Frequenzsyntheseanordnung
DE3130126C2 (US20110009641A1-20110113-C00185.png)
DE3113800A1 (de) Frequenzmodulator
DE2513948A1 (de) Dekadisch einstellbarer frequenzgenerator mit einer phasengerasteten regelschleife
DE2826098A1 (de) Frequenzsyntheseschaltung
DE2406774C3 (de) Elektronischer Frequenzzähler
CH622391A5 (US20110009641A1-20110113-C00185.png)
EP0226813A2 (de) Synthesizer mit Summenkompensation
DE2239994C3 (de) Vorrichtung zur Regelung von Frequenz und Phase eines Oszillators
DE2737553A1 (de) Geschaltetes mehrwegefilter
DE3130156C2 (de) Digitaler Frequenz-Phasenkomparator
EP1565990A1 (de) Frequenzgenerator
DE3314973C1 (de) Schaltungsanordnung zur Erzeugung einer stabilen festen Frequenz
DE3520301A1 (de) Phasenvergleichsverfahren
DE4410721B4 (de) Schaltung zur Erzeugung einer modulierten Oszillatorfrequenz
DE2926587C2 (de) Frequenzsynthese-Anordnung
DE3913872C2 (US20110009641A1-20110113-C00185.png)
EP1012980B1 (de) Digitaler phase locked loop

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licences declared (paragraph 23)
8339 Ceased/non-payment of the annual fee