DE2613490C3 - Verfahren zum Entfernen von Vorsprüngen von der Oberfläche einer Halbleiterschicht - Google Patents

Verfahren zum Entfernen von Vorsprüngen von der Oberfläche einer Halbleiterschicht

Info

Publication number
DE2613490C3
DE2613490C3 DE2613490A DE2613490A DE2613490C3 DE 2613490 C3 DE2613490 C3 DE 2613490C3 DE 2613490 A DE2613490 A DE 2613490A DE 2613490 A DE2613490 A DE 2613490A DE 2613490 C3 DE2613490 C3 DE 2613490C3
Authority
DE
Germany
Prior art keywords
protrusions
projections
dielectric layer
layer
semiconductor layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE2613490A
Other languages
German (de)
English (en)
Other versions
DE2613490B2 (de
DE2613490A1 (de
Inventor
Lewis Emanuel Allentown Pa. Katz
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of DE2613490A1 publication Critical patent/DE2613490A1/de
Publication of DE2613490B2 publication Critical patent/DE2613490B2/de
Application granted granted Critical
Publication of DE2613490C3 publication Critical patent/DE2613490C3/de
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31051Planarisation of the insulating layers
    • H01L21/31053Planarisation of the insulating layers involving a dielectric removal step
    • H01L21/31055Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
    • H01L21/31056Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching the removal being a selective chemical etching step, e.g. selective dry etching through a mask
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308Chemical or electrical treatment, e.g. electrolytic etching using masks
    • H01L21/3083Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
    • H01L21/3086Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/017Clean surfaces
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/051Etching
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/106Masks, special

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Weting (AREA)
  • Formation Of Insulating Films (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
DE2613490A 1975-03-31 1976-03-30 Verfahren zum Entfernen von Vorsprüngen von der Oberfläche einer Halbleiterschicht Expired DE2613490C3 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/563,722 US3990925A (en) 1975-03-31 1975-03-31 Removal of projections on epitaxial layers

Publications (3)

Publication Number Publication Date
DE2613490A1 DE2613490A1 (de) 1976-10-14
DE2613490B2 DE2613490B2 (de) 1978-04-13
DE2613490C3 true DE2613490C3 (de) 1981-10-08

Family

ID=24251640

Family Applications (1)

Application Number Title Priority Date Filing Date
DE2613490A Expired DE2613490C3 (de) 1975-03-31 1976-03-30 Verfahren zum Entfernen von Vorsprüngen von der Oberfläche einer Halbleiterschicht

Country Status (7)

Country Link
US (1) US3990925A (enExample)
JP (1) JPS51121266A (enExample)
CA (1) CA1042115A (enExample)
DE (1) DE2613490C3 (enExample)
FR (1) FR2306529A1 (enExample)
GB (1) GB1537306A (enExample)
IT (1) IT1058695B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5244173A (en) * 1975-10-06 1977-04-06 Hitachi Ltd Method of flat etching of silicon substrate
JPS5527686A (en) * 1978-08-21 1980-02-27 Sony Corp Projection eliminating device
JPS5612723A (en) * 1979-07-11 1981-02-07 Fujitsu Ltd Manufacture of semiconductor device
JPS56114315A (en) * 1980-02-14 1981-09-08 Fujitsu Ltd Manufacture of semiconductor device
JPS57115824A (en) * 1981-01-10 1982-07-19 Nec Home Electronics Ltd Removing epitaxial layer mound
DE3524765A1 (de) * 1985-07-11 1987-01-22 Licentia Gmbh Verfahren zum herstellen einer durchsichtphotokathode
JPS62128516A (ja) * 1985-11-29 1987-06-10 Shin Etsu Handotai Co Ltd 半導体ウエ−ハの突起物除去方法
DE3721940A1 (de) * 1987-07-02 1989-01-12 Ibm Deutschland Entfernen von partikeln von oberflaechen fester koerper durch laserbeschuss
JP3060714B2 (ja) * 1992-04-15 2000-07-10 日本電気株式会社 半導体集積回路の製造方法
JP2011096935A (ja) * 2009-10-30 2011-05-12 Fujifilm Corp エピタキシャルウエハ、エピタキシャルウエハの製造方法、発光素子ウエハ、発光素子ウエハの製造方法、及び発光素子
FR2994615A1 (fr) * 2012-08-14 2014-02-21 Commissariat Energie Atomique Procede de planarisation d'une couche epitaxiee
WO2019054292A1 (ja) 2017-09-14 2019-03-21 信越化学工業株式会社 水中油型乳化組成物の製造方法及び化粧料
JP2019090956A (ja) * 2017-11-16 2019-06-13 旭化成エレクトロニクス株式会社 光学素子の製造方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1652225A1 (de) * 1967-08-21 1971-04-22 Halbleiterwerk Frankfurt Oder Verfahren zum Abtragen und Polieren von Halbleiterkoerpern,insbesondere Silizium-Einkristallscheiben
US3656671A (en) * 1970-03-16 1972-04-18 Ibm Frangible projection removal
US3699644A (en) * 1971-01-04 1972-10-24 Sylvania Electric Prod Method of dividing wafers
US3783044A (en) * 1971-04-09 1974-01-01 Motorola Inc Photoresist keys and depth indicator
US3718514A (en) * 1971-05-28 1973-02-27 Bell Telephone Labor Inc Removal of projections on epitaxial layers
BE789090A (fr) * 1971-09-22 1973-01-15 Western Electric Co Procede et solution d'attaque de semi-conducteurs
US3838501A (en) * 1973-02-09 1974-10-01 Honeywell Inf Systems Method in microcircuit package assembly providing nonabrasive, electrically passive edges on integrated circuit chips

Also Published As

Publication number Publication date
DE2613490B2 (de) 1978-04-13
IT1058695B (it) 1982-05-10
JPS51121266A (en) 1976-10-23
FR2306529A1 (fr) 1976-10-29
JPS5533176B2 (enExample) 1980-08-29
USB563722I5 (enExample) 1976-01-13
US3990925A (en) 1976-11-09
CA1042115A (en) 1978-11-07
GB1537306A (en) 1978-12-29
FR2306529B1 (enExample) 1978-05-19
DE2613490A1 (de) 1976-10-14

Similar Documents

Publication Publication Date Title
DE2613490C3 (de) Verfahren zum Entfernen von Vorsprüngen von der Oberfläche einer Halbleiterschicht
DE10056541B4 (de) Verfahren zum Reinigen von Quarzsubstraten unter Verwendung von leitenden Lösungen
DE10051890A1 (de) Halbleiterwaferteilungsverfahren
DE2817072A1 (de) Verfahren zum gesteuerten oberflaechentexturieren von kristallinem halbleitermaterial
DE69722185T2 (de) Verfahren zur nach-ätzung eines mechanisch behandelten substrats
DE3103615A1 (de) Verfahren zur erzeugung von extremen feinstrukturen
DE69712955T2 (de) Verfahren zum Detektieren von Kristalldefekten in Silizium-Einkristallsubstraten
DE1963162B2 (de) Verfahren zur Herstellung mehrerer Halbleiterbauelemente aus einer einkristallinen Halbleiterscheibe
DE2304685C3 (de) Verfahren zur Herstellung mikroskopisch kleiner Metall- oder Metallegierungs-Strukturen
DE112019005268T5 (de) Verfahren zur herstellung eines lasermarkierten siliziumwafers und lasermarkierter siliziumwafer
DE112005003233B4 (de) Verfahren zur Herstellung eines epitaktischen Silizium-Wafers
DE1814029B2 (de) Erzeugung einkristalliner und polykristalliner halbleiterbereiche auf einem inkristallinen halbleitersubstrat
DE2225366C3 (de) Verfahren zum Entfernen von Vorsprängen an Epitaxie-Schichten
DE102014115170B4 (de) Verfahren zur Herstellung von anisotrop nasschemisch geätzten optischen Gittern
DE3922563C2 (enExample)
DE1765608B1 (de) Verfahren zum entfernen einer schichtfoermigen auflage von der oberflaeche eines werkstuecks
DE3934140A1 (de) Verfahren zur die ausbildung von getterfaehigen zentren induzierenden oberflaechenbehandlung von halbleiterscheiben und dadurch erhaeltliche beidseitig polierte scheiben
DE2517159C (de) Verfahren zum Beseitigen von Kristallwuchsstörungen von epitaktischen Halbleiterschichten
DE102007061141B3 (de) Verfahren zum Schutz eines Waferrandes
DE1193335B (de) Verfahren zum formgebenden und/oder trennenden Bearbeiten von fotoelektrisch wirksamen Halbleiterkristallen
DE2517159B2 (de) Verfahren zum beseitigen von kristallwuchsstoerungen von epitaktischen halbleiterschichten
DE2431647C3 (de) Verfahren zum Entfernen von Vorsprüngen an der Oberfläche einer epitaktischen Halbleiterschicht
DE19749962C2 (de) Verfahren zur quantitativen Bestimmung der Misfitversetzungsdichte in Silizium-Germanium-Heterobipolartransistor- Schichtstapeln und Ätzlösung dafür
DE3045484C2 (enExample)
EP3303658B1 (de) Verfahren zum herstellen einer diamant-elektrode und diamant-elektrode

Legal Events

Date Code Title Description
C3 Grant after two publication steps (3rd publication)
8339 Ceased/non-payment of the annual fee