DE212023000168U1 - Substrat mit eingebauten elektronischen Komponenten - Google Patents
Substrat mit eingebauten elektronischen Komponenten Download PDFInfo
- Publication number
- DE212023000168U1 DE212023000168U1 DE212023000168.3U DE212023000168U DE212023000168U1 DE 212023000168 U1 DE212023000168 U1 DE 212023000168U1 DE 212023000168 U DE212023000168 U DE 212023000168U DE 212023000168 U1 DE212023000168 U1 DE 212023000168U1
- Authority
- DE
- Germany
- Prior art keywords
- electronic components
- substrate
- built
- plan
- view
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
- H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10439—Position of a single component
- H05K2201/10454—Vertically mounted
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10431—Details of mounted components
- H05K2201/10507—Involving several components
- H05K2201/10522—Adjacent components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2022-209704 | 2022-12-27 | ||
| JP2022209704 | 2022-12-27 | ||
| PCT/JP2023/023985 WO2024142436A1 (ja) | 2022-12-27 | 2023-06-28 | 電子部品内蔵基板 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE212023000168U1 true DE212023000168U1 (de) | 2024-11-12 |
Family
ID=90606814
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE212023000168.3U Active DE212023000168U1 (de) | 2022-12-27 | 2023-06-28 | Substrat mit eingebauten elektronischen Komponenten |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US20250261314A1 (https=) |
| JP (1) | JP7464205B1 (https=) |
| CN (1) | CN120052063A (https=) |
| DE (1) | DE212023000168U1 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2025253832A1 (ja) * | 2024-06-06 | 2025-12-11 | 株式会社村田製作所 | 電子部品内蔵基板及び電子部品内蔵基板の製造方法 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3659167B2 (ja) * | 1999-04-16 | 2005-06-15 | 松下電器産業株式会社 | モジュール部品とその製造方法 |
| JP2009016440A (ja) * | 2007-07-02 | 2009-01-22 | Alps Electric Co Ltd | キャパシタおよび多層配線板 |
| JP2012118342A (ja) * | 2010-12-01 | 2012-06-21 | Seiko Epson Corp | 半導体装置および電気装置 |
-
2023
- 2023-06-28 DE DE212023000168.3U patent/DE212023000168U1/de active Active
- 2023-06-28 CN CN202380076309.6A patent/CN120052063A/zh active Pending
- 2023-06-28 JP JP2023574732A patent/JP7464205B1/ja active Active
-
2025
- 2025-04-28 US US19/190,869 patent/US20250261314A1/en active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US20250261314A1 (en) | 2025-08-14 |
| CN120052063A (zh) | 2025-05-27 |
| JPWO2024142436A1 (https=) | 2024-07-04 |
| JP7464205B1 (ja) | 2024-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE102018132701B4 (de) | Halbleiter-Package und Herstellungsverfahren dafür | |
| DE3888552T2 (de) | Elektronische Packungsstruktur. | |
| DE69431740T2 (de) | Mehrlagige Verdrahtungsplatine und ihre Herstellung | |
| DE112005001949B4 (de) | Verfahren zum Bereitstellen von Stapelchipelementen | |
| DE69413602T2 (de) | Halbleiteranordnung und Herstellungsverfahren | |
| DE69938582T2 (de) | Halbleiterbauelement, seine herstellung, leiterplatte und elektronischer apparat | |
| DE69007452T2 (de) | Mehrlagenschaltungsstruktur. | |
| DE2355471A1 (de) | Aus mehreren ebenen bestehende packung fuer halbleiterschaltungen | |
| DE1933547A1 (de) | Anschlussvorrichtung fuer Halbleiterelemente | |
| DE102013203919B4 (de) | Halbleitergehäuse und Verfahren zu ihrer Herstellung | |
| DE102020103510A1 (de) | EMIB-Patch-auf-Glas-Laminat-Substrat | |
| DE1640457B1 (de) | Elektrische Verbindungen in Schaltkreisanordnungen und Verfahren zu ihrer Herstellung | |
| DE102007048007A1 (de) | Schaltkreissubstrat, Halbleiterchippackung und Herstellungsverfahren | |
| DE102019129840A1 (de) | Halbleiter-bauelement und verfahren zu dessen herstellung | |
| DE102015103724A1 (de) | Komponententräger mit Verwerfungsstabilisierungsstruktur | |
| DE10259881A1 (de) | Chippaket und Verfahren zu seiner Herstellung | |
| DE212023000168U1 (de) | Substrat mit eingebauten elektronischen Komponenten | |
| DE10297785T5 (de) | Elektronikbaugruppe mit einer dichteren Kontaktanordnung, die eine Zuleitungsführung zu den Kontakten erlaubt | |
| DE69105070T2 (de) | Verfahren zum Herstellen eines isolierenden Substrats für Halbleiterbauelemente und eine dazu verwendete, mit einem Muster versehene, Metallplatte. | |
| DE102009040579B4 (de) | Verfahren zum Produzieren von Halbleiter-Bauelementen und Halbleiter-Bauelement | |
| DE69718223T2 (de) | Massenspeicher und Herstellungsverfahren dafür | |
| DE102007040876A1 (de) | Mehrschicht-Leiterplatte | |
| DE102013018381B4 (de) | Gehäusesystem mit ohne Lotmaske definierten Kupferanschlussflächen und eingebetteten Kupferanschlussflächen zur Reduzierung der Gehäusesystemhöhe und Verfahren zu dessen Herstellung | |
| DE10260005A1 (de) | Chippaket und Verfahren zu seiner Herstellung | |
| DE102015109965B4 (de) | Halbleiter-Package und Verfahren zu seiner Herstellung mittels eingebettete Chipverpackungstechnologie |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| R207 | Utility model specification |