DE19882696B4 - Speichertransaktionen auf einem Bus geringer Leitungsanzahl - Google Patents

Speichertransaktionen auf einem Bus geringer Leitungsanzahl Download PDF

Info

Publication number
DE19882696B4
DE19882696B4 DE19882696T DE19882696T DE19882696B4 DE 19882696 B4 DE19882696 B4 DE 19882696B4 DE 19882696 T DE19882696 T DE 19882696T DE 19882696 T DE19882696 T DE 19882696T DE 19882696 B4 DE19882696 B4 DE 19882696B4
Authority
DE
Germany
Prior art keywords
host
data
memory
bus
control information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE19882696T
Other languages
German (de)
English (en)
Other versions
DE19882696T1 (de
Inventor
Andrew H. Folsom Gafken
Joseph A. Ranch Cordova Bennett
David I. Folsom Poisner
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE19882696T1 publication Critical patent/DE19882696T1/de
Application granted granted Critical
Publication of DE19882696B4 publication Critical patent/DE19882696B4/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Bus Control (AREA)
DE19882696T 1997-09-24 1998-07-07 Speichertransaktionen auf einem Bus geringer Leitungsanzahl Expired - Lifetime DE19882696B4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/936,848 1997-09-24
US08/936,848 US5991841A (en) 1997-09-24 1997-09-24 Memory transactions on a low pin count bus
PCT/US1998/013886 WO1999015971A1 (en) 1997-09-24 1998-07-07 Memory transactions on a low pin count bus

Publications (2)

Publication Number Publication Date
DE19882696T1 DE19882696T1 (de) 2000-10-26
DE19882696B4 true DE19882696B4 (de) 2007-05-24

Family

ID=25469156

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19882696T Expired - Lifetime DE19882696B4 (de) 1997-09-24 1998-07-07 Speichertransaktionen auf einem Bus geringer Leitungsanzahl

Country Status (9)

Country Link
US (1) US5991841A (enExample)
JP (1) JP4279451B2 (enExample)
KR (1) KR100388735B1 (enExample)
CN (1) CN100378690C (enExample)
AU (1) AU8475798A (enExample)
DE (1) DE19882696B4 (enExample)
GB (1) GB2345170B (enExample)
TW (1) TW469373B (enExample)
WO (1) WO1999015971A1 (enExample)

Families Citing this family (51)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6761657B2 (en) * 1996-12-19 2004-07-13 Cloyes Gear And Products, Inc. Roller chain sprocket with added chordal pitch reduction
US6157970A (en) * 1997-09-24 2000-12-05 Intel Corporation Direct memory access system using time-multiplexing for transferring address, data, and control and a separate control line for serially transmitting encoded DMA channel number
US6044412A (en) * 1997-10-21 2000-03-28 Vlsi Technology, Inc. Integrated circuit pin sharing method and apparatus for diverse memory devices by multiplexing subsets of pins in accordance with operation modes
TW409204B (en) * 1998-08-15 2000-10-21 Winbond Electronics Corp Expansion interface conversion device and conversion method therefor
US6654349B1 (en) * 1999-08-17 2003-11-25 Advanced Micro Devices, Inc. Real time automated checking mechanism for a bus protocol on an integrated bus system
TW446881B (en) * 1999-11-10 2001-07-21 Sunplus Technology Co Ltd Expandable time sharing bus structure
US7284064B1 (en) 2000-03-21 2007-10-16 Intel Corporation Method and apparatus to determine broadcast content and scheduling in a broadcast system
US7167895B1 (en) 2000-03-22 2007-01-23 Intel Corporation Signaling method and apparatus to provide content on demand in a broadcast system
US7275254B1 (en) 2000-11-21 2007-09-25 Intel Corporation Method and apparatus for determining and displaying the service level of a digital television broadcast signal
US20020144037A1 (en) * 2001-03-29 2002-10-03 Bennett Joseph A. Data fetching mechanism and method for fetching data
US6792494B2 (en) 2001-03-30 2004-09-14 Intel Corporation Apparatus and method for parallel and serial PCI hot plug signals
US7185352B2 (en) * 2001-05-11 2007-02-27 Intel Corporation Method and apparatus for combining broadcast schedules and content on a digital broadcast-enabled client platform
JP2002366506A (ja) * 2001-06-08 2002-12-20 Hitachi Ltd データ処理システム、半導体集積回路装置及び信号授受方法
US20020193066A1 (en) * 2001-06-15 2002-12-19 Connelly Jay H. Methods and apparatus for providing rating feedback for content in a broadcast system
US7055165B2 (en) * 2001-06-15 2006-05-30 Intel Corporation Method and apparatus for periodically delivering an optimal batch broadcast schedule based on distributed client feedback
US7020893B2 (en) * 2001-06-15 2006-03-28 Intel Corporation Method and apparatus for continuously and opportunistically driving an optimal broadcast schedule based on most recent client demand feedback from a distributed set of broadcast clients
US20020194585A1 (en) * 2001-06-15 2002-12-19 Connelly Jay H. Methods and apparatus for providing ranking feedback for content in a broadcast system
US7328455B2 (en) 2001-06-28 2008-02-05 Intel Corporation Apparatus and method for enabling secure content decryption within a set-top box
US7363569B2 (en) 2001-06-29 2008-04-22 Intel Corporation Correcting for data losses with feedback and response
US20030046683A1 (en) * 2001-08-28 2003-03-06 Jutzi Curtis E. Server-side preference prediction based on customer billing information to generate a broadcast schedule
US7047456B2 (en) * 2001-08-28 2006-05-16 Intel Corporation Error correction for regional and dynamic factors in communications
US7231653B2 (en) 2001-09-24 2007-06-12 Intel Corporation Method for delivering transport stream data
US8943540B2 (en) 2001-09-28 2015-01-27 Intel Corporation Method and apparatus to provide a personalized channel
TW552495B (en) * 2001-10-24 2003-09-11 Via Tech Inc LPC interface chip set to adjust the data-access timing automatically
DE60133021D1 (de) 2001-12-20 2008-04-10 St Microelectronics Srl Speicheranordnung
US20030135553A1 (en) * 2002-01-11 2003-07-17 Ramesh Pendakur Content-based caching and routing of content using subscription information from downstream nodes
US6925510B2 (en) * 2002-02-22 2005-08-02 Winbond Electronics, Corp. Peripheral or memory device having a combined ISA bus and LPC bus
TW589534B (en) * 2002-07-05 2004-06-01 Via Tech Inc Method and device to reduce the LDRQ input pin count of LPC control host
US7103701B2 (en) * 2002-09-23 2006-09-05 Hewlett-Packard Development Company, L.P. Memory bus interface
TW588282B (en) * 2002-10-22 2004-05-21 Via Tech Inc System capable of managing peripheral input/output control device
ITVA20030022A1 (it) * 2003-07-07 2005-01-08 St Microelectronics Srl Metodo di generazione di un segnale di abilitazione in una memoria multi-protocollo e relativo dispositivo di memoria.
US7249213B2 (en) * 2003-08-18 2007-07-24 Silicon Storage Technology, Inc. Memory device operable with a plurality of protocols with configuration data stored in non-volatile storage elements
US20050044297A1 (en) * 2003-08-18 2005-02-24 Eugene Feng Memory device operable with a plurality of protocols
JP2005078493A (ja) * 2003-09-02 2005-03-24 Renesas Technology Corp マイクロコンピュータ
US6944064B2 (en) * 2003-12-22 2005-09-13 Silicon Storage Technology, Inc. Memory unit having programmable device ID
US7209998B2 (en) * 2004-02-04 2007-04-24 Qualcomm Incorporated Scalable bus structure
US7069371B2 (en) * 2004-03-10 2006-06-27 Silicon Storage Technology, Inc. Motherboard having a non-volatile memory which is reprogrammable through a video display port and a non-volatile memory switchable between two communication protocols
US7546402B2 (en) * 2005-03-24 2009-06-09 Sunplus Technology Co., Ltd. Optical storage system comprising interface for transferring data
US8239603B2 (en) * 2006-05-03 2012-08-07 Standard Microsystems Corporation Serialized secondary bus architecture
US7660177B2 (en) * 2007-12-21 2010-02-09 Silicon Storage Technology, Inc. Non-volatile memory device having high speed serial interface
JP5832901B2 (ja) * 2008-12-30 2015-12-16 マイクロン テクノロジー， インク． シリアル不揮発性メモリに対する向上されたアドレス能力
CN101477499A (zh) * 2008-12-31 2009-07-08 北京中星微电子有限公司 总线、通过总线进行存储器访问的方法、接口模块、芯片
CN101533381B (zh) * 2009-03-27 2015-11-25 北京中星微电子有限公司 一种类ahb总线及其实现方法
US8255725B2 (en) * 2009-04-28 2012-08-28 Kabushiki Kaisha Toshiba Information processing apparatus and power-saving control method
EP2539823B1 (en) 2010-02-23 2016-04-13 Rambus Inc. Time multiplexing at different rates to access different memory types
JP4846862B2 (ja) * 2010-05-12 2011-12-28 株式会社東芝 情報処理装置および省電力制御方法
US10380060B2 (en) * 2016-06-17 2019-08-13 Etron Technology, Inc. Low-pincount high-bandwidth memory and memory bus
CN107844449B (zh) * 2016-09-20 2021-02-09 深圳中电长城信息安全系统有限公司 飞腾平台处理通信协议的方法和系统
CN107844450B (zh) * 2016-09-21 2020-12-11 深圳中电长城信息安全系统有限公司 Lpc接口通讯协议的转换方法和系统
US10713199B2 (en) * 2017-06-27 2020-07-14 Qualcomm Incorporated High bandwidth soundwire master with multiple primary data lanes
CN107608927B (zh) * 2017-09-22 2020-06-26 苏州浪潮智能科技有限公司 一种支持全功能的lpc总线主机端口的设计方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410699A (en) * 1989-08-25 1995-04-25 International Business Machines Corp. Apparatus and method for loading BIOS from a diskette in a personal computer system
WO1997018505A2 (en) * 1995-11-03 1997-05-22 Intersect Technologies, Inc. Method and arrangement for operating a mass memory storage peripheral computer device connected to a host computer

Family Cites Families (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2044650B1 (enExample) * 1969-05-16 1974-06-14 Ibm France
US3924241A (en) * 1971-03-15 1975-12-02 Burroughs Corp Memory cycle initiation in response to the presence of the memory address
US3821715A (en) * 1973-01-22 1974-06-28 Intel Corp Memory system for a multi chip digital computer
DE2364408C3 (de) * 1973-12-22 1979-06-07 Olympia Werke Ag, 2940 Wilhelmshaven Schaltungsanordnung zur Adressierung der Speicherplätze eines aus mehreren Chips bestehenden Speichers
US3882470A (en) * 1974-02-04 1975-05-06 Honeywell Inf Systems Multiple register variably addressable semiconductor mass memory
US4263650B1 (en) * 1974-10-30 1994-11-29 Motorola Inc Digital data processing system with interface adaptor having programmable monitorable control register therein
US4007452A (en) * 1975-07-28 1977-02-08 Intel Corporation Wafer scale integration system
US4099231A (en) * 1975-10-01 1978-07-04 Digital Equipment Corporation Memory control system for transferring selected words in a multiple memory word exchange during one memory cycle
US4333142A (en) * 1977-07-22 1982-06-01 Chesley Gilman D Self-configurable computer and memory system
US4191996A (en) * 1977-07-22 1980-03-04 Chesley Gilman D Self-configurable computer and memory system
US4375665A (en) * 1978-04-24 1983-03-01 Texas Instruments Incorporated Eight bit standard connector bus for sixteen bit microcomputer using mirrored memory boards
US4315308A (en) * 1978-12-21 1982-02-09 Intel Corporation Interface between a microprocessor chip and peripheral subsystems
US4286321A (en) * 1979-06-18 1981-08-25 International Business Machines Corporation Common bus communication system in which the width of the address field is greater than the number of lines on the bus
US4315310A (en) * 1979-09-28 1982-02-09 Intel Corporation Input/output data processing system
US4306298A (en) * 1979-10-09 1981-12-15 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4443864A (en) * 1979-10-09 1984-04-17 Texas Instruments Incorporated Memory system for microprocessor with multiplexed address/data bus
US4373183A (en) * 1980-08-20 1983-02-08 Ibm Corporation Bus interface units sharing a common bus using distributed control for allocation of the bus
US4630193A (en) * 1981-04-27 1986-12-16 Textron, Inc. Time multiplexed processor bus
US4811202A (en) * 1981-10-01 1989-03-07 Texas Instruments Incorporated Quadruply extended time multiplexed information bus for reducing the `pin out` configuration of a semiconductor chip package
US4481625A (en) * 1981-10-21 1984-11-06 Elxsi High speed data bus system
US4480307A (en) * 1982-01-04 1984-10-30 Intel Corporation Interface for use between a memory and components of a module switching apparatus
US4488218A (en) * 1982-01-07 1984-12-11 At&T Bell Laboratories Dynamic priority queue occupancy scheme for access to a demand-shared bus
US4470114A (en) * 1982-03-01 1984-09-04 Burroughs Corporation High speed interconnection network for a cluster of processors
US4449207A (en) * 1982-04-29 1984-05-15 Intel Corporation Byte-wide dynamic RAM with multiplexed internal buses
US4513370A (en) * 1982-07-19 1985-04-23 Amdahl Corporation Data transfer control system and method for a plurality of linked stations
US4660141A (en) * 1983-12-06 1987-04-21 Tri Sigma Corporation Self configuring computer network with automatic bus exchange of module identification numbers and processor assigned module numbers
US4766536A (en) * 1984-04-19 1988-08-23 Rational Computer bus apparatus with distributed arbitration
US4675813A (en) * 1985-01-03 1987-06-23 Northern Telecom Limited Program assignable I/O addresses for a computer
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
US4920486A (en) * 1987-11-23 1990-04-24 Digital Equipment Corporation Distributed arbitration apparatus and method for shared bus
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities
US5129069A (en) * 1989-01-24 1992-07-07 Zenith Data Systems Corporation Method and apparatus for automatic memory configuration by a computer
DE69031936T2 (de) * 1989-11-17 1998-06-10 Digital Equipment Corp System und Verfahren zur Speicherung von Firmware in einem adressunabhängigen Format
US5175831A (en) * 1989-12-05 1992-12-29 Zilog, Inc. System register initialization technique employing a non-volatile/read only memory
JPH03210649A (ja) * 1990-01-12 1991-09-13 Fujitsu Ltd マイクロコンピュータおよびそのバスサイクル制御方法
IL96808A (en) * 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
US5367639A (en) * 1991-12-30 1994-11-22 Sun Microsystems, Inc. Method and apparatus for dynamic chaining of DMA operations without incurring race conditions
US5471674A (en) * 1992-02-07 1995-11-28 Dell Usa, L.P. Computer system with plug-in override of system ROM
US5579530A (en) * 1992-06-11 1996-11-26 Intel Corporation Method and apparatus for dynamically allocating access time to a resource shared between a peripheral bus and a host bus by dynamically controlling the size of burst data transfers on the peripheral bus
US5434997A (en) * 1992-10-02 1995-07-18 Compaq Computer Corp. Method and apparatus for testing and debugging a tightly coupled mirrored processing system
US5793990A (en) * 1993-06-11 1998-08-11 Vlsi Technology, Inc. Multiplex address/data bus with multiplex system controller and method therefor
US5561821A (en) * 1993-10-29 1996-10-01 Advanced Micro Devices System for performing I/O access and memory access by driving address of DMA configuration registers and memory address stored therein respectively on local bus
US5475854A (en) * 1994-01-28 1995-12-12 Vlsi Technology, Inc. Serial bus I/O system and method for serializing interrupt requests and DMA requests in a computer system
US5596756A (en) * 1994-07-13 1997-01-21 Advanced Micro Devices, Inc. Sub-bus activity detection technique for power management within a computer system
US5619728A (en) * 1994-10-20 1997-04-08 Dell Usa, L.P. Decoupled DMA transfer list storage technique for a peripheral resource controller
US5664197A (en) * 1995-04-21 1997-09-02 Intel Corporation Method and apparatus for handling bus master channel and direct memory access (DMA) channel access requests at an I/O controller
US5768622A (en) * 1995-08-18 1998-06-16 Dell U.S.A., L.P. System for preemptive bus master termination by determining termination data for each target device and periodically terminating burst transfer to device according to termination data
US5774680A (en) * 1995-12-11 1998-06-30 Compaq Computer Corporation Interfacing direct memory access devices to a non-ISA bus

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410699A (en) * 1989-08-25 1995-04-25 International Business Machines Corp. Apparatus and method for loading BIOS from a diskette in a personal computer system
WO1997018505A2 (en) * 1995-11-03 1997-05-22 Intersect Technologies, Inc. Method and arrangement for operating a mass memory storage peripheral computer device connected to a host computer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
FÄRBER, Georg: Bussysteme, R. Oldenbourg Verlag, München Wien 1987, S. 49-55, TSBN 3-486-20120-4 *

Also Published As

Publication number Publication date
AU8475798A (en) 1999-04-12
CN100378690C (zh) 2008-04-02
KR100388735B1 (ko) 2003-06-25
HK1026489A1 (en) 2000-12-15
DE19882696T1 (de) 2000-10-26
GB2345170B (en) 2002-12-18
TW469373B (en) 2001-12-21
KR20010024259A (ko) 2001-03-26
US5991841A (en) 1999-11-23
JP4279451B2 (ja) 2009-06-17
JP2001517834A (ja) 2001-10-09
GB0007301D0 (en) 2000-05-17
GB2345170A (en) 2000-06-28
WO1999015971A1 (en) 1999-04-01
CN1279787A (zh) 2001-01-10

Similar Documents

Publication Publication Date Title
DE19882696B4 (de) Speichertransaktionen auf einem Bus geringer Leitungsanzahl
DE69626485T2 (de) Schnittstellenbildung zwischen Direktspeicherzugriffsvorrichtung und einem nicht-ISA-Bus
DE69828074T2 (de) Direkt-speicherzugriff / transaktionen auf ein bus mit niedriger pinanzahl
DE3685876T2 (de) Meister-sklave-mikroprozessorsystem mit einem virtuellen speicher.
DE3881414T2 (de) Datenverarbeitungssystem mit einer steckbaren optionellen Karte.
DE69032783T2 (de) CPU-Bussteuerschaltung
DE69209538T2 (de) Automatische Konfiguration einer Einheit für koppelbare Rechner
DE19580606C2 (de) Plattenlaufwerksverbinderschnittstelle zur Verwendung an einem PCI-Bus
DE69028066T2 (de) Kombinierte synchrone und asynchrone Speichersteuerung
DE3751426T2 (de) Busschnittstellenschaltung für digitalen Datenprozessor.
DE69421755T2 (de) Initialisierung von Mehrfachbus-Netzwerken
DE69523395T2 (de) Datenprozessor mit gesteuertem Stoss-Speicherzugriff und Vorrichtung dafür
DE69132652T2 (de) Rechnerdatenleitweglenkungssystem
DE69906156T2 (de) Mikroprozessorvorrichtung mit programmierbaren wartezuständen
DE69031547T2 (de) Befehlsausgabe für ein Rechnersystem
DE60100848T2 (de) Virtuelles rom für geräte-aufzählung
DE19847642C2 (de) PCI-PCI-Brücke
DE69710515T2 (de) Verfahren und Vorrichtung zur Bestimmung von Wartezuständen auf einer Zyklusbasis in einem Datenverarbeitungssystem
DE68928040T2 (de) Pufferspeichersubsystem für Peripheriesteuerungen und Verfahren
DE19900345A9 (de) Vorrichtung und Verfahren für die Bereitstellung einer Schnittstelle für eine Verbundsteuereinheit eines Universellen Seriellen Buses
DE69626962T2 (de) Verfahren und anordnung zum betrieb eines mit einem hauptrechner verbundenen massenspeicher-computerperipheriegerätes
DE3587031T2 (de) Zugriffpruefungseinrichtung fuer digitale datenverarbeitungsanordnung, welche einen speicher mit seitenabruf hat.
DE69423077T2 (de) Steuerungsvorrichtungen für nichtflüchtige Speicheranordnungen
DE69119149T2 (de) Struktur zur direkten Speicher-zu-Speicher-Übertragung
DE69717232T2 (de) Fehlertolerantes Bussystem

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R071 Expiry of right