DE60133021D1 - Speicheranordnung - Google Patents
SpeicheranordnungInfo
- Publication number
- DE60133021D1 DE60133021D1 DE60133021T DE60133021T DE60133021D1 DE 60133021 D1 DE60133021 D1 DE 60133021D1 DE 60133021 T DE60133021 T DE 60133021T DE 60133021 T DE60133021 T DE 60133021T DE 60133021 D1 DE60133021 D1 DE 60133021D1
- Authority
- DE
- Germany
- Prior art keywords
- memory array
- array
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/32—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
- G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2207/00—Indexing scheme relating to arrangements for writing information into, or reading information out from, a digital store
- G11C2207/22—Control and timing of internal memory operations
- G11C2207/2281—Timing of a read operation
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP01830782A EP1324346B1 (de) | 2001-12-20 | 2001-12-20 | Speicheranordnung |
Publications (1)
Publication Number | Publication Date |
---|---|
DE60133021D1 true DE60133021D1 (de) | 2008-04-10 |
Family
ID=8184822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE60133021T Expired - Lifetime DE60133021D1 (de) | 2001-12-20 | 2001-12-20 | Speicheranordnung |
Country Status (3)
Country | Link |
---|---|
US (1) | US6990596B2 (de) |
EP (1) | EP1324346B1 (de) |
DE (1) | DE60133021D1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7173469B1 (en) * | 2002-01-24 | 2007-02-06 | Cypress Semiconductor Corp. | Clocking system and method for a memory |
KR100948069B1 (ko) * | 2008-09-10 | 2010-03-16 | 주식회사 하이닉스반도체 | 데이터 출력 회로 |
US9582441B2 (en) * | 2014-02-27 | 2017-02-28 | Infineon Technologies Ag | Clockless serial slave device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2519580B2 (ja) * | 1990-06-19 | 1996-07-31 | 三菱電機株式会社 | 半導体集積回路 |
US5991841A (en) * | 1997-09-24 | 1999-11-23 | Intel Corporation | Memory transactions on a low pin count bus |
KR100265599B1 (ko) * | 1997-12-31 | 2000-10-02 | 김영환 | 데이터 윈도우 제어장치 및 그 방법 |
JP3349943B2 (ja) * | 1998-03-03 | 2002-11-25 | 日本電気株式会社 | 半導体装置 |
JP2000057771A (ja) * | 1998-08-05 | 2000-02-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP2002230972A (ja) * | 2001-02-06 | 2002-08-16 | Mitsubishi Electric Corp | 同期型半導体記憶装置 |
US6763444B2 (en) * | 2001-05-08 | 2004-07-13 | Micron Technology, Inc. | Read/write timing calibration of a memory array using a row or a redundant row |
-
2001
- 2001-12-20 DE DE60133021T patent/DE60133021D1/de not_active Expired - Lifetime
- 2001-12-20 EP EP01830782A patent/EP1324346B1/de not_active Expired - Lifetime
-
2002
- 2002-12-19 US US10/325,486 patent/US6990596B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
US6990596B2 (en) | 2006-01-24 |
EP1324346B1 (de) | 2008-02-27 |
US20030123306A1 (en) | 2003-07-03 |
EP1324346A1 (de) | 2003-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE60214496D1 (de) | Speicheranordnung | |
DE602004028190D1 (de) | Speicheranordnung | |
DE69936654D1 (de) | Speicheranordnung | |
DE60233971D1 (de) | Speicherbaustein | |
DE60216708D1 (de) | Speicherzellestruktur | |
DE60206230D1 (de) | Festzustandspeicher | |
DE60205193D1 (de) | Speicherleseverstärker | |
DE60119199D1 (de) | Speicherzelle | |
DE60221328D1 (de) | Speicherkarte | |
DE60222947D1 (de) | Halbleiterspeicher | |
DE60100716D1 (de) | Nichtflüchtige Halbleiterspeicher | |
DE60130586D1 (de) | Speicherzelle | |
DE50111881D1 (de) | MRAM-Speicher | |
DE60210416D1 (de) | Speicherkarte | |
DE60112860D1 (de) | Dünnfilmspeicheranordnungen | |
DE60136143D1 (de) | Speichersteuergerät | |
FR2832472B3 (fr) | Element de retenue | |
DE60032644D1 (de) | Halbleiter-speicherbaustein | |
DE60227330D1 (de) | Ferroelektrischer Halbleiterspeicher | |
DE60212004D1 (de) | Speicheranordnung | |
DE60315651D1 (de) | Halbleiterspeicher | |
DE60221313D1 (de) | Direktzugriffsspeicher | |
DE60336787D1 (de) | Halbleiterspeicher | |
DE60233624D1 (de) | Speicheranordnung | |
DE60305752D1 (de) | SpeicherKarte |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8332 | No legal effect for de |