DE1424728A1 - Logische Schaltung - Google Patents

Logische Schaltung

Info

Publication number
DE1424728A1
DE1424728A1 DE19601424728 DE1424728A DE1424728A1 DE 1424728 A1 DE1424728 A1 DE 1424728A1 DE 19601424728 DE19601424728 DE 19601424728 DE 1424728 A DE1424728 A DE 1424728A DE 1424728 A1 DE1424728 A1 DE 1424728A1
Authority
DE
Germany
Prior art keywords
output
circuit
pulse
input
terminals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19601424728
Other languages
German (de)
English (en)
Inventor
Noriyoshi Xuroyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Publication of DE1424728A1 publication Critical patent/DE1424728A1/de
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/16—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using saturable magnetic devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Dc Digital Transmission (AREA)
  • Interface Circuits In Exchanges (AREA)
DE19601424728 1959-05-25 1960-05-24 Logische Schaltung Pending DE1424728A1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1633259 1959-05-25
JP740660 1960-03-10

Publications (1)

Publication Number Publication Date
DE1424728A1 true DE1424728A1 (de) 1968-10-31

Family

ID=26341692

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19601424728 Pending DE1424728A1 (de) 1959-05-25 1960-05-24 Logische Schaltung

Country Status (4)

Country Link
CH (1) CH420264A (enrdf_load_stackoverflow)
DE (1) DE1424728A1 (enrdf_load_stackoverflow)
GB (1) GB958565A (enrdf_load_stackoverflow)
NL (1) NL251984A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
CH420264A (de) 1966-09-15
GB958565A (en) 1964-05-21
NL251984A (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
DE908421C (de) Roehrengesteuerte Multiplikationsmaschine
DE879618C (de) Vorrichtung zur Ausfuehrung von Additionen und Subtraktionen auf im binaeren System arbeitenden Rechenmaschinen
DE1135972B (de) Schaltung zur Verlagerung eines elektrischen Wechselstromsignals in eine andere Frequenzlage
DE1055590B (de) Transistorschaltanordnung zur wahlweisen Verbindung einer Last mit verschiedenen Potentialen
DE945036C (de) Anordnung zur Permutation von Impulsgruppen
DE1424728A1 (de) Logische Schaltung
DE1197935B (de) Code-Umsetzungsschaltung, insbesondere fuer Fernsprechvermittlungsanlagen
DE954163C (de) Schaltung, die unter dem Einfluss von Schaltspannungen eine an ihre Eingangsklemme gelegte Spannung beliebiger Polaritaet ihrer Ausgangs-klemme weitergibt, insbesondere fuer entzerrende UEbertrager fuer Telegrafiezeichen
DE2237215A1 (de) Verfahren und einrichtung zur bandbreitenreduktion von videosignalen
DE3035999C2 (de) Schaltungsanordnung zum Umsetzen eines binären Eingangssignals in ein Telegrafiersignal
DE1165081B (de) Pulskodemodulations-Endeinrichtung mit bipolarem Ausgang
DE1162602B (de) Mehrstufiger Binaeraddierer
DE2234907A1 (de) Elektronischer verriegelungskreis
DE1537556B2 (de) Analog digital stufenumsetzer
DE1161312B (de) Exklusiv-Oder-Gatter
DE1044468B (de) Elektronisches Binaer-Addierwerk
DE2132616A1 (de) Tastschaltung fuer die abgabe von fernschreibzeichen mit konstantem ausgangsstrom
DE1153087B (de) Verfahren fuer Fernsprech-Registersysteme zur UEbertragung von Leitungskennzeichen ueber ein TF-System
DE1071130B (de) Ringspaltung mit mehreren Stufen, die je ein durch unterschiedliche Potentiale steuerbares Verstärkerelement enthalten
DE2043284A1 (de) Kodierungsubersetzer zur Anwendung in einem beigeordneten Gedachtmssystem
DE2014443C3 (de) Verknüpfungsschaltung zur Durch führung eines Verfahrens zur storungssicheren Impulsübertragung
DE1140756B (de) Binaerer Addierkreis
DE1009669B (de) Schaltungsanordnung zur Umwandlung von Waehlziffermarkierungen
DE1207674B (de) Vorrichtung zum Parallelvergleich zweier Zahlen in Binaerverschluesselung
DE1537219A1 (de) Synchronisierbarer Impulsgenerator,insbesondere fuer UEbertragungsverstaerker fuer nachrichtentechnische Systeme mit codierten Impulsen