DE1195975B - Elektronischer Rechner fuer Summen- und Differenzbildung aus einer Impulsfolge - Google Patents
Elektronischer Rechner fuer Summen- und Differenzbildung aus einer ImpulsfolgeInfo
- Publication number
- DE1195975B DE1195975B DET26082A DET0026082A DE1195975B DE 1195975 B DE1195975 B DE 1195975B DE T26082 A DET26082 A DE T26082A DE T0026082 A DET0026082 A DE T0026082A DE 1195975 B DE1195975 B DE 1195975B
- Authority
- DE
- Germany
- Prior art keywords
- flip
- gates
- input
- circuit
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/4912—Adding; Subtracting
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/002—Pulse counters comprising counting chains; Frequency dividers comprising counting chains using semiconductor devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/491—Indexing scheme relating to groups G06F7/491 - G06F7/4917
- G06F2207/49195—Using pure decimal representation, e.g. 10-valued voltage signal, 1-out-of-10 code
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Analysis (AREA)
- Farming Of Fish And Shellfish (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Sorting Of Articles (AREA)
- Exposure Control For Cameras (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR932798A FR1362676A (fr) | 1963-04-26 | 1963-04-26 | Compteur-décompteur à décades |
Publications (1)
Publication Number | Publication Date |
---|---|
DE1195975B true DE1195975B (de) | 1965-07-01 |
Family
ID=8802490
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DET26082A Pending DE1195975B (de) | 1963-04-26 | 1964-04-25 | Elektronischer Rechner fuer Summen- und Differenzbildung aus einer Impulsfolge |
Country Status (6)
Country | Link |
---|---|
BE (1) | BE646795A (enrdf_load_stackoverflow) |
DE (1) | DE1195975B (enrdf_load_stackoverflow) |
ES (1) | ES298881A3 (enrdf_load_stackoverflow) |
FR (1) | FR1362676A (enrdf_load_stackoverflow) |
GB (1) | GB1053474A (enrdf_load_stackoverflow) |
NL (1) | NL6404518A (enrdf_load_stackoverflow) |
-
0
- GB GB1053474D patent/GB1053474A/en active Active
-
1963
- 1963-04-26 FR FR932798A patent/FR1362676A/fr not_active Expired
-
1964
- 1964-04-18 ES ES0298881A patent/ES298881A3/es not_active Expired
- 1964-04-20 BE BE646795A patent/BE646795A/xx unknown
- 1964-04-24 NL NL6404518A patent/NL6404518A/xx unknown
- 1964-04-25 DE DET26082A patent/DE1195975B/de active Pending
Also Published As
Publication number | Publication date |
---|---|
BE646795A (enrdf_load_stackoverflow) | 1964-08-17 |
ES298881A3 (es) | 1964-06-01 |
FR1362676A (fr) | 1964-06-05 |
GB1053474A (enrdf_load_stackoverflow) | |
NL6404518A (enrdf_load_stackoverflow) | 1964-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE2158013A1 (de) | Tastatur-Eingabewerk | |
DE1107431B (de) | Programm-UEberspringungs- und Wiederholungsschaltung | |
DE1044465B (de) | Schieberegister mit einer Kette von Triggerkreisen | |
DE1073222B (de) | Programmschritt Steuerung fur elek ironische Rechenmaschinen 14 1 5^ V St Amerika | |
DE1195975B (de) | Elektronischer Rechner fuer Summen- und Differenzbildung aus einer Impulsfolge | |
DE1018657B (de) | Mit Impulsgruppen nach der binaeren Zaehlweise arbeitendes Rechengeraet | |
DE1179399B (de) | Anordnung von magnetischen Schieberegistern | |
DE1098744B (de) | Magnetkernmatrix zum Durchfuehren arithmetrischer Operationen | |
DE1187404B (de) | Assoziativer Matrixspeicher | |
DE1103645B (de) | Vorrichtung zum Addieren zweier Impulsfolgen verschluesselter Zahlen | |
DE1026102B (de) | Elektrische Einrichtung zur Addition und Subtraktion von zwei Groessen | |
DE1524095B2 (de) | Elektrischer Tischrechner | |
DE1146912B (de) | Verfahren zur Fehlererkennung von blockweise uebertragenen Telegrafienachrichten | |
DE926884C (de) | Rechen- oder aehnliche Speicherwerke mit Elektronenvorrichtungen | |
DE1803607C3 (de) | Schaltungsanordnung zur Umsetzung einer Dualzahl in eine im BCD Kode ver schlüsselte Dezimalzahl | |
DE1512235C3 (de) | Logisches Verknüpfungsglied, bestehend aus einer Streifenleitung | |
DE821848C (de) | Elektronen-Zahlenaddierwerk | |
DE1236247B (de) | Serienrechenmaschine | |
DE1499256C (de) | Anordnung zur Kontrolle der Zeichen verarbeitung , insbesondere fur Fernmelde Vermittlungsanlagen | |
DE1574603A1 (de) | Binaere Addierschaltung | |
DE1151961B (de) | Schaltungsanordnung zum Vergleichen von Dezimalzahlen | |
DE1524171A1 (de) | Binaeres Paralleladdierwerk | |
DE540556C (de) | Rechenvorrichtung | |
DE1499256B2 (de) | Anordnung zur Kontrolle der Zeichenverarbeitung, insbesondere für Fernmeldevermittlungsanlagen | |
DE1774301C3 (de) | Binäres Rechenelement |