DE1167567B - Schaltungsanordnung zur Multiplikation binaerer Zahlen - Google Patents

Schaltungsanordnung zur Multiplikation binaerer Zahlen

Info

Publication number
DE1167567B
DE1167567B DEJ22456A DEJ0022456A DE1167567B DE 1167567 B DE1167567 B DE 1167567B DE J22456 A DEJ22456 A DE J22456A DE J0022456 A DEJ0022456 A DE J0022456A DE 1167567 B DE1167567 B DE 1167567B
Authority
DE
Germany
Prior art keywords
stage
pair
digits
delay
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DEJ22456A
Other languages
German (de)
English (en)
Inventor
Roy Anthony Francis
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Publication of DE1167567B publication Critical patent/DE1167567B/de
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52Multiplying; Dividing
    • G06F7/523Multiplying only
    • G06F7/533Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
    • G06F7/5334Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
    • G06F7/5336Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
    • G06F7/5338Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
DEJ22456A 1961-10-05 1962-10-03 Schaltungsanordnung zur Multiplikation binaerer Zahlen Pending DE1167567B (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB3590861A GB945528A (en) 1961-10-05 1961-10-05 Improvements in or relating to multiplying circuits

Publications (1)

Publication Number Publication Date
DE1167567B true DE1167567B (de) 1964-04-09

Family

ID=10382886

Family Applications (1)

Application Number Title Priority Date Filing Date
DEJ22456A Pending DE1167567B (de) 1961-10-05 1962-10-03 Schaltungsanordnung zur Multiplikation binaerer Zahlen

Country Status (3)

Country Link
BE (2) BE612106A (da)
DE (1) DE1167567B (da)
GB (1) GB945528A (da)

Also Published As

Publication number Publication date
BE612106A (da)
BE623250A (da)
GB945528A (en) 1964-01-02

Similar Documents

Publication Publication Date Title
DE1549508C3 (de) Anordnung zur Übertragsberechnung mit kurzer Signallaufzeit
DE3340362C2 (da)
DE2712582C2 (de) DDA-Rechner (Digital-Differential-Analysator)
DE1099228B (de) Rechenvorrichtung, bei der das Pruefbit errechnet wird
DE1167567B (de) Schaltungsanordnung zur Multiplikation binaerer Zahlen
DE1499227C3 (de) Schaltungsanordnung für arithmetische und logische Grundoperationen
DE1549590A1 (de) Multiplikationsschaltung,insbesondere fuer elektronische Tischrechner
DE2321298A1 (de) Dezimal-binaer-umsetzer
DE1549461C3 (da)
DE2046685A1 (de) Einrichtung zum Konvertieren einer Dezimalzahl in eine Binarzahl
DE1965830C3 (de) Vorrichtung zur Eingabe einer Dezimalzahl mit wählbarer Kommastelle in eine Rechenmaschine
DE2060590A1 (de) Digitalrechner
DE1116923B (de) Divisionsanordnung fuer Ziffernrechner
DE1090453B (de) Reihenaddierer fuer in einem Binaercode verschluesselte Dezimalzahlen
DE2239996A1 (de) Elektronische vorrichtung zur multiplikation einer binaer kodierten zahl eines zahlensystems mit geradzahliger basis groesser als 2 mit einem faktor, der gleich der haelfte der basis dieses zahlensystems ist
DE1239506B (de) Divisionseinrichtung
DE2239737B1 (de) Elektronische vorrichtung zur verfuenffachung einer im 8-4-2-1-kode binaer kodierten dezimalzahl
DE1219973B (de) Verfahren und Schaltungsanordnung zur Verringerung der bei der UEbertragung eines codierten Wertes benoetigten Stellenzahl, insbesondere in PCM-Systemen
DE1524131C (de) Binär-dezimales Serien-Serien-Rechenwerk mit Dezimalübertragkorrektor zur Addition und Subtraktion zweier binär-codierter Dezimalzahlen
DE1801725B2 (de) Digitaler Fourier-Analysator
DE1549568C (de) Zahlenprufgerat und Verfahren zur Kontrol Ie von mit Prufziffern versehenen Zahlen
DE1269392B (de) Einrichtung zur Division von Dezimalziffern
DE2238409A1 (de) Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes
DE1549568B1 (de) Zahlenpruefgeraet und verfahren zur kontrolle von mit pruef ziffern versehenen zahlen
DE2743946C2 (de) Umsetzschaltung für Dualzahlen