DE102004046001A1 - Kommunikationseinheit und Speicherzugriffsverfahren - Google Patents

Kommunikationseinheit und Speicherzugriffsverfahren Download PDF

Info

Publication number
DE102004046001A1
DE102004046001A1 DE102004046001A DE102004046001A DE102004046001A1 DE 102004046001 A1 DE102004046001 A1 DE 102004046001A1 DE 102004046001 A DE102004046001 A DE 102004046001A DE 102004046001 A DE102004046001 A DE 102004046001A DE 102004046001 A1 DE102004046001 A1 DE 102004046001A1
Authority
DE
Germany
Prior art keywords
modem
accessed
local memory
communication device
shared local
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE102004046001A
Other languages
English (en)
Other versions
DE102004046001B4 (de
Inventor
Woon-Sik Suh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from KR1020040024885A external-priority patent/KR100688495B1/ko
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of DE102004046001A1 publication Critical patent/DE102004046001A1/de
Application granted granted Critical
Publication of DE102004046001B4 publication Critical patent/DE102004046001B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/526Mutual exclusion algorithms
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/1652Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
    • G06F13/1663Access to shared memory
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/54Interprogram communication
    • G06F9/544Buffers; Shared memory; Pipes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Telephone Function (AREA)
  • Transceivers (AREA)
  • Multi Processors (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Memory System (AREA)

Abstract

Die Erfindung bezieht sich auf eine Kommunikationseinheit mit einem Signalmodulator/-demodulator (220) zum Ausführen von drahtlosen oder Hochfrequenzkommunikationsvorgängen und einem Applikationsprozessor (210) mit einer Zentralprozessoreinheit sowie auf ein zugehöriges Speicherzugriffsverfahren. DOLLAR A Erfindungsgemäß sind dem Signalmodulator/-demodulator und dem Applikationsprozessor ein gemeinsam genutzter Speicher (240) und/oder eine Schnittstellenverbindung zugeordnet, wobei auf Daten des Speichers vom Signalmodulator/-demodulator und vom Applikationsprozessor zugegriffen werden kann. Der Applikationsprozessor und der Signalmodulator/-demodulator und gegebenenfalls der gemeinsam genutzte Speicher können von einem gemeinsamen Takt getaktet sein, wobei Signale vom Applikationsprozessor an ersten und Signale vom Signalmodulator/-demodulator an zweiten Übergangsflanken des gemeinsamen Taktes getaktet werden. DOLLAR A Verwendung z. B. für mobile Kommunikationseinheiten, wie Mobiltelefone und PDAs.
DE102004046001A 2003-09-20 2004-09-17 Kommunikationseinheit und Speicherzugriffsverfahren Expired - Fee Related DE102004046001B4 (de)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
KR03-65412 2003-09-20
KR1020030065412 2003-09-20
KR04-24885 2004-04-12
KR1020040024885A KR100688495B1 (ko) 2004-04-12 2004-04-12 공유된 로컬 메모리를 구비하는 통신장치와 통신방법
US10/880,110 2004-06-29
US10/880,110 US7917673B2 (en) 2003-09-20 2004-06-29 Communication device and method having a shared local memory

Publications (2)

Publication Number Publication Date
DE102004046001A1 true DE102004046001A1 (de) 2005-05-04
DE102004046001B4 DE102004046001B4 (de) 2010-04-08

Family

ID=34315813

Family Applications (1)

Application Number Title Priority Date Filing Date
DE102004046001A Expired - Fee Related DE102004046001B4 (de) 2003-09-20 2004-09-17 Kommunikationseinheit und Speicherzugriffsverfahren

Country Status (5)

Country Link
US (1) US7917673B2 (de)
JP (1) JP2005251158A (de)
CN (1) CN100550000C (de)
DE (1) DE102004046001B4 (de)
TW (1) TWI255658B (de)

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7610061B2 (en) * 2003-09-20 2009-10-27 Samsung Electronics Co., Ltd. Communication device and method having a common platform
KR100609265B1 (ko) * 2004-11-10 2006-08-09 삼성전자주식회사 메모리 장치 및 메모리 장치의 듀얼 포트 동작 방법
KR100725099B1 (ko) * 2005-12-22 2007-06-04 삼성전자주식회사 멀티패쓰 억세스블 반도체 메모리 장치에서의 메모리확장구조
KR100684553B1 (ko) * 2006-01-12 2007-02-22 엠텍비젼 주식회사 듀얼 포트 메모리와 결합되는 마이크로 프로세서
EP1987653B1 (de) * 2006-02-21 2019-12-04 Orange Verfahren und vorrichtung zur sicheren konfiguration eines endgeräts
KR20070112950A (ko) * 2006-05-24 2007-11-28 삼성전자주식회사 멀티-포트 메모리 장치, 멀티-포트 메모리 장치를 포함하는멀티-프로세서 시스템, 및 멀티-프로세서 시스템의 데이터전달 방법
US20080082714A1 (en) * 2006-09-29 2008-04-03 Nasa Hq's. Systems, methods and apparatus for flash drive
JP5130754B2 (ja) * 2007-03-15 2013-01-30 富士通セミコンダクター株式会社 半導体集積回路及びメモリシステム
CN101291479B (zh) * 2007-04-17 2012-09-26 中兴通讯股份有限公司 一种计算机与基于ap架构的智能移动终端的通信方法
JP5657242B2 (ja) * 2009-12-09 2015-01-21 株式会社東芝 半導体装置及びメモリシステム
JP5419761B2 (ja) * 2010-03-12 2014-02-19 アズビル株式会社 デバイス制御装置およびcpu
US8589667B2 (en) 2010-04-19 2013-11-19 Apple Inc. Booting and configuring a subsystem securely from non-local storage
CA2803246C (en) 2010-06-25 2019-04-30 Industrial Scientific Corporation A multi-sense environmental monitoring device and method
KR102078180B1 (ko) 2012-10-27 2020-04-07 삼성전자주식회사 무선 단말에서의 동작 모드 제어장치 및 방법
KR102011137B1 (ko) 2012-12-07 2019-08-14 삼성전자주식회사 데이터 처리 장치와 회로
KR102407917B1 (ko) 2015-11-12 2022-06-10 삼성전자주식회사 멀티 프로세서에 의해 공유되는 메모리를 포함하는 멀티 프로세서 시스템 및 상기 시스템의 동작 방법
EP3446468B1 (de) 2016-04-19 2023-04-12 Industrial Scientific Corporation Synchronisierung in einem drahtlosen mesh-netzwerk
US10533965B2 (en) 2016-04-19 2020-01-14 Industrial Scientific Corporation Combustible gas sensing element with cantilever support
US10254974B2 (en) 2016-11-15 2019-04-09 Samsung Electronics Co., Ltd. Storage device, computing device including the same, and operation method of the computing device
US11246187B2 (en) 2019-05-30 2022-02-08 Industrial Scientific Corporation Worker safety system with scan mode
CN111541519B (zh) * 2020-04-17 2023-01-17 展讯通信(上海)有限公司 一种通信装置
CN111541823B (zh) * 2020-04-17 2022-04-19 展讯通信(上海)有限公司 一种调制解调器以及通信装置
CN111565255B (zh) * 2020-04-27 2021-12-21 展讯通信(上海)有限公司 通信装置及调制解调器
CN111614661A (zh) * 2020-05-19 2020-09-01 展讯通信(上海)有限公司 一种通信装置
CN111565444B (zh) * 2020-05-26 2023-05-26 展讯通信(上海)有限公司 一种通信装置

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2692698A1 (fr) * 1992-06-19 1993-12-24 Sgs Thomson Microelectronics Procédé pour partager une mémoire à accès direct entre deux processeurs asynchrones et circuit électronique pour la mise en Óoeuvre de ce procédé.
TW439380B (en) 1995-10-09 2001-06-07 Hitachi Ltd Terminal apparatus
US6185704B1 (en) * 1997-04-11 2001-02-06 Texas Instruments Incorporated System signaling schemes for processor and memory module
US5781480A (en) * 1997-07-29 1998-07-14 Motorola, Inc. Pipelined dual port integrated circuit memory
US6256723B1 (en) * 1998-04-15 2001-07-03 Diamond Multimedia Systems, Inc. Signal processing system with distributed uniform memory
US6567881B1 (en) * 1998-09-11 2003-05-20 Tundra Semiconductor Corporation Method and apparatus for bridging a digital signal processor to a PCI bus
JP3708729B2 (ja) * 1998-11-18 2005-10-19 富士通株式会社 半導体記憶装置
JP2000163965A (ja) * 1998-11-27 2000-06-16 Mitsubishi Electric Corp 同期型半導体記憶装置
US6081477A (en) * 1998-12-03 2000-06-27 Micron Technology, Inc. Write scheme for a double data rate SDRAM
US6233199B1 (en) * 1999-02-26 2001-05-15 Micron Technology, Inc. Full page increment/decrement burst for DDR SDRAM/SGRAM
US6507592B1 (en) * 1999-07-08 2003-01-14 Cisco Cable Products And Solutions A/S (Av) Apparatus and a method for two-way data communication
JP4531892B2 (ja) * 1999-10-29 2010-08-25 富士通セミコンダクター株式会社 半導体集積回路、半導体集積回路の制御方法、および可変遅延回路
US6601126B1 (en) * 2000-01-20 2003-07-29 Palmchip Corporation Chip-core framework for systems-on-a-chip
JP2002041495A (ja) * 2000-07-21 2002-02-08 Denso Corp マイクロコンピュータ
US6889336B2 (en) * 2001-01-05 2005-05-03 Micron Technology, Inc. Apparatus for improving output skew for synchronous integrate circuits has delay circuit for generating unique clock signal by applying programmable delay to delayed clock signal
US6480429B2 (en) * 2001-02-12 2002-11-12 Micron Technology, Inc. Shared redundancy for memory having column addressing
US6671211B2 (en) * 2001-04-17 2003-12-30 International Business Machines Corporation Data strobe gating for source synchronous communications interface
US7502817B2 (en) * 2001-10-26 2009-03-10 Qualcomm Incorporated Method and apparatus for partitioning memory in a telecommunication device
US20030114152A1 (en) * 2001-12-18 2003-06-19 Gibbs Benjamin K. Wireless trickle SYNC device
US7290080B2 (en) * 2002-06-27 2007-10-30 Nazomi Communications Inc. Application processors and memory architecture for wireless applications
US6854588B1 (en) * 2003-06-16 2005-02-15 Allpax Products, Inc. Tray conveyor/loading system

Also Published As

Publication number Publication date
TW200522752A (en) 2005-07-01
TWI255658B (en) 2006-05-21
US7917673B2 (en) 2011-03-29
CN1619524A (zh) 2005-05-25
US20050066067A1 (en) 2005-03-24
CN100550000C (zh) 2009-10-14
DE102004046001B4 (de) 2010-04-08
JP2005251158A (ja) 2005-09-15

Similar Documents

Publication Publication Date Title
DE102004046001A1 (de) Kommunikationseinheit und Speicherzugriffsverfahren
US6728827B2 (en) Simply interfaced semiconductor integrated circuit device including logic circuitry and embedded memory circuitry operative with a reduced number of pin terminals
TW200614256A (en) Method of increasing ddr memory bandwidth in ddr sdram modules
HK1068181A1 (en) Memory system with burst length shorter than prefetch length
UA66929C2 (uk) Спосіб доступу до пам'яті і запам'ятовуючий пристрій для його здійснення
EP1653362A4 (de) Halbleiter-speicherkarte und zugangseinrichtung und -verfahren
WO2005029369A3 (en) Data profiling
TW200622624A (en) A circuit chip for cryptographic processing having a secure interface to an external memory
MY118269A (en) Semiconductor integrated circuit and data processing system
GB2428120A (en) Memory read requests passing memory writes
MX9504236A (es) Metodo y aparato para memoria de acceso aleatorio dinamica (dram) que provee ancho de banda de datos y rango de direccionamiento aumentados para dispositivos dram actuales y/o ancho de banda y rango de direccionamiento equivalentes para dispositivos.
DE50210136D1 (de) Speichern von und zugreifen auf daten in einem mobilgerät und einem benutzermodul
HK1140031A1 (en) Adaptive memory device and method for enhancing the performance of an external computing device
TW200710651A (en) Automatic detection of micro-tile enabled memory
EP1818941A3 (de) Halbleiterspeicher und Datenzugangsverfahren
WO2005069148A3 (en) Memory management method and related system
JP2005259320A (ja) パーシャル・デュアル・ポート・メモリ及び該メモリを用いた電子機器
EP1510930A3 (de) System und Verfahren einer Speicherschnittstelle
GB0415751D0 (en) Methods, circuits and systems for utilizing idle time in dynamic frequency scaling cache memories
GB0327571D0 (en) A memory dump of a computer system
TW200613979A (en) Methods and devices for memory paging management
TW200713325A (en) Semiconductor memory device
DE602004012113D1 (de) Befehls- und adressenbustopologie mit aufgeteiltem t-ketten-speicher
JP2005158074A5 (de)
CN104903878A (zh) 具有嵌入式大容量存储装置的移动装置中的数据存储

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee

Effective date: 20130403