CS264275B2 - Selfconfigurating storage circuit with selection by means of central processor - Google Patents

Selfconfigurating storage circuit with selection by means of central processor Download PDF

Info

Publication number
CS264275B2
CS264275B2 CS863218A CS321886A CS264275B2 CS 264275 B2 CS264275 B2 CS 264275B2 CS 863218 A CS863218 A CS 863218A CS 321886 A CS321886 A CS 321886A CS 264275 B2 CS264275 B2 CS 264275B2
Authority
CS
Czechoslovakia
Prior art keywords
memory
signals
signal
circuit
card
Prior art date
Application number
CS863218A
Other languages
Czech (cs)
English (en)
Other versions
CS321886A2 (en
Inventor
Jesse B Lipcon
Barry A Maskas
Original Assignee
Digital Equipment Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Digital Equipment Corp filed Critical Digital Equipment Corp
Publication of CS321886A2 publication Critical patent/CS321886A2/cs
Publication of CS264275B2 publication Critical patent/CS264275B2/cs

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0684Configuration or reconfiguration with feedback, e.g. presence or absence of unit detected by addressing, overflow detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Separation By Low-Temperature Treatments (AREA)
  • Storing Facsimile Image Data (AREA)
  • Information Transfer Systems (AREA)
  • Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
  • Debugging And Monitoring (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
  • Refuse Collection And Transfer (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Memory System (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
  • Alarm Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Enzymes And Modification Thereof (AREA)
  • Static Random-Access Memory (AREA)
CS863218A 1985-05-02 1986-05-04 Selfconfigurating storage circuit with selection by means of central processor CS264275B2 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US72961085A 1985-05-02 1985-05-02

Publications (2)

Publication Number Publication Date
CS321886A2 CS321886A2 (en) 1988-09-16
CS264275B2 true CS264275B2 (en) 1989-06-13

Family

ID=24931803

Family Applications (1)

Application Number Title Priority Date Filing Date
CS863218A CS264275B2 (en) 1985-05-02 1986-05-04 Selfconfigurating storage circuit with selection by means of central processor

Country Status (16)

Country Link
EP (1) EP0200198B1 (de)
JP (1) JPS6224339A (de)
KR (1) KR930004429B1 (de)
AT (1) ATE64665T1 (de)
AU (1) AU579725B2 (de)
CA (1) CA1257008A (de)
CS (1) CS264275B2 (de)
DE (1) DE3679858D1 (de)
DK (1) DK166174C (de)
ES (1) ES8800460A1 (de)
FI (1) FI861817A7 (de)
GR (1) GR861074B (de)
IE (1) IE57401B1 (de)
IL (1) IL78672A (de)
IN (1) IN167114B (de)
PT (1) PT82494A (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5038320A (en) * 1987-03-13 1991-08-06 International Business Machines Corp. Computer system with automatic initialization of pluggable option cards
GB8725111D0 (en) * 1987-03-13 1987-12-02 Ibm Data processing system
US4926314A (en) * 1987-03-17 1990-05-15 Apple Computer, Inc. Method and apparatus for determining available memory size
US5237674A (en) * 1987-04-11 1993-08-17 Apple Computer, Inc. Self identifying scheme for memory module including circuitry for identfying accessing speed
GB2204163B (en) * 1987-04-11 1991-10-16 Apple Computer Self-identifying scheme for memory
US4888687A (en) * 1987-05-04 1989-12-19 Prime Computer, Inc. Memory control system
GB2204721B (en) * 1987-05-11 1991-10-23 Apple Computer Method and apparatus for determining available memory size
US4951248A (en) * 1988-03-04 1990-08-21 Sun Microsystems, Inc. Self configuring memory system
GB2226667B (en) * 1988-12-30 1993-03-24 Intel Corp Self-identification of memory
GB2232511B (en) * 1989-05-19 1993-08-25 Research Machines Ltd Self configuring memory system
JPH04137049A (ja) * 1990-09-28 1992-05-12 Yamatake Honeywell Co Ltd データ記憶装置とデータ読み出しまたは書き込み装置からなる通信システム
JPH04336347A (ja) * 1991-05-13 1992-11-24 Ricoh Co Ltd メモリ装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2443735A1 (fr) * 1978-12-06 1980-07-04 Cii Honeywell Bull Dispositif de controle automatique de la capacite memoire mise en oeuvre dans les systemes de traitements de l'information
US4545010A (en) * 1983-03-31 1985-10-01 Honeywell Information Systems Inc. Memory identification apparatus and method
US4727482A (en) * 1983-08-30 1988-02-23 Amdahl Corporation Apparatus for enhancing searches of data tables

Also Published As

Publication number Publication date
FI861817A0 (fi) 1986-04-30
ES554563A0 (es) 1987-11-01
KR860009340A (ko) 1986-12-22
KR930004429B1 (ko) 1993-05-27
ATE64665T1 (de) 1991-07-15
EP0200198A2 (de) 1986-11-05
CA1257008A (en) 1989-07-04
FI861817A7 (fi) 1986-11-03
DK199686D0 (da) 1986-05-01
EP0200198A3 (en) 1989-11-02
GR861074B (en) 1986-08-25
IN167114B (de) 1990-09-01
EP0200198B1 (de) 1991-06-19
PT82494A (pt) 1986-11-05
CS321886A2 (en) 1988-09-16
IE861159L (en) 1986-11-02
IL78672A (en) 1991-08-16
IL78672A0 (en) 1986-08-31
AU5648786A (en) 1986-11-06
ES8800460A1 (es) 1987-11-01
DK199686A (da) 1986-11-03
JPS6224339A (ja) 1987-02-02
DE3679858D1 (de) 1991-07-25
DK166174B (da) 1993-03-15
DK166174C (da) 1993-08-23
IE57401B1 (en) 1992-08-26
AU579725B2 (en) 1988-12-08

Similar Documents

Publication Publication Date Title
US4545010A (en) Memory identification apparatus and method
CS264275B2 (en) Selfconfigurating storage circuit with selection by means of central processor
US4740916A (en) Reconfigurable contiguous address space memory system including serially connected variable capacity memory modules and a split address bus
US4722084A (en) Array reconfiguration apparatus and methods particularly adapted for use with very large scale integrated circuits
US5794003A (en) Instruction cache associative crossbar switch system
US6347367B1 (en) Data bus structure for use with multiple memory storage and driver receiver technologies and a method of operating such structures
US5276834A (en) Spare memory arrangement
US3815103A (en) Memory presence checking apparatus
KR930018594A (ko) 반도체 기억 장치
CN101281783B (zh) 编制片内终结值的方法、系统及集成电路
US4234934A (en) Apparatus for scaling memory addresses
KR970023456A (ko) 디코디드 퓨즈를 사용한 반도체 메모리 장치의 컬럼 리던던시 회로
EP0140752A2 (de) Speicher-Subsystem
JPS59135700A (ja) 半導体記憶装置
US6798272B2 (en) Shift register for sequential fuse latch operation
US4050098A (en) Self-addressing modules for programmable controller
US5327018A (en) Interface circuit for chip cards
US20090287896A1 (en) Off-chip micro control and interface in a multichip integrated memory system
US4937785A (en) Visual signal processing backplane bus
US4978953A (en) Device for monitoring multiple digital data channels
US6360313B1 (en) Instruction cache associative crossbar switch
WO1988009995A1 (en) Pipeline memory structure
US4356404A (en) Circuit for equipping a variable number of bus units on a closed loop bus
US6081911A (en) Method and circuit architecture for testing a non-volatile memory device
Kwon et al. Verification of Interconnect RTL Code for Memory-Centric Computing using UVM