CN207651047U - A kind of patch chip experiment bread board - Google Patents

A kind of patch chip experiment bread board Download PDF

Info

Publication number
CN207651047U
CN207651047U CN201721073005.2U CN201721073005U CN207651047U CN 207651047 U CN207651047 U CN 207651047U CN 201721073005 U CN201721073005 U CN 201721073005U CN 207651047 U CN207651047 U CN 207651047U
Authority
CN
China
Prior art keywords
pad
chip
bread board
patch
big
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201721073005.2U
Other languages
Chinese (zh)
Inventor
胡贵清
胡桂龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Expensive Clear Electrically Factory Of Yancheng City
Original Assignee
Expensive Clear Electrically Factory Of Yancheng City
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Expensive Clear Electrically Factory Of Yancheng City filed Critical Expensive Clear Electrically Factory Of Yancheng City
Priority to CN201721073005.2U priority Critical patent/CN207651047U/en
Application granted granted Critical
Publication of CN207651047U publication Critical patent/CN207651047U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

A kind of patch chip experiment bread board, including rectangular substrate:Pad group is uniformly provided on substrate, the pad group includes the pad of three connections arranged in a straight line;The top and bottom position of the bread board is equipped with big pad arranged in a straight line along the edge of bread board respectively;The big pad of top left is connected to the big pad of bottom left end by left heavy gauge wire, and the big pad of top right end is connected to the big pad of bottom right end by right heavy gauge wire, is connected to by central conductor between the big pad in the centre position of top and bottom;The both sides of central conductor are equipped with chip patch package interface, and the upper side and lower side of chip patch package interface is equipped with decoupling capacitor soldering opening.

Description

A kind of patch chip experiment bread board
Technical field
The utility model is related to electricity fields, and in particular to a kind of patch chip experiment bread board.
Background technology
Bread board is due to having many small jacks to hence obtain one's name like the aperture in bread on plank, aiming at electronic circuit Experimental design manufacture.Existing bread board includes solderless bread board, reusable.But dedicated pin is needed to build electricity Road.It builds that rear circuit is messy, and reliability is not high, may be only available for direct inserting device.The also welded type bread board of PCB forms leads to It crosses welding and builds circuit.It cannot reuse, it is difficult to realize that surface mount elements circuit is built.Patch encapsulates extensive use at present, because This, it is necessary to design a kind of bread board being conducive to the experiment of patch encapsulated circuit.
Utility model content
The utility model provides a kind of patch chip experiment bread board in order to solve the above problem
The utility model is achieved by the following technical solution:
A kind of patch chip experiment bread board, including rectangular substrate:Pad group, the pad are uniformly provided on substrate Group includes the pad of three connections arranged in a straight line;The top and bottom position of the bread board is set along the edge of bread board respectively There is big pad arranged in a straight line, the external interface that can be used as experimental plate uses;The big pad of top left and bottom left end it is big Pad is connected to by left heavy gauge wire, and the big pad of top right end is connected to the big pad of bottom right end by right heavy gauge wire, top It is connected to by central conductor between the big pad in the centre position of bottom;The both sides of central conductor are equipped with the encapsulation of chip patch and connect Mouthful, the upper side and lower side of chip patch package interface is equipped with decoupling capacitor soldering opening.
Further to improve, the pad in the pad group is rounded square, and adjacent pad is diagonally arranged using angle.
Further to improve, the obverse and reverse of experiment bread board is equipped with the identical pad group of layout, big pad, thick Conducting wire and chip patch package interface.
Further to improve, the front chip patch package interface pad spacing of experiment bread board is 1.27mm, Back side chip patch package interface pad spacing is 0.65mm, and patch pad uses elongate in shape, wide with the chip for adapting to different Degree.
Further to improve, distance is 5.08mm between adjacent two big pad.
Further to improve, bread board central conductor both sides are equipped with 6 chip patch package interfaces.
Compared with prior art, the utility model has the following advantages:
The bread board of the utility model interconnects part pad in advance, reduces the welding capacity that circuit is built, convenient for circuit point It cuts and connects, edge uses the big pads of spacing 5.08mm, and connector welding, left and right side edge and centre is convenient for connect using heavy gauge wire It connects, can be used as power cord use, and this thick line is connect with 6, edge pad, be convenient for plant-grid connection.Positive and negative uses two kinds of spacing Patch encapsulates.Front patch chip spacing 1.27mm.Back side patch chip spacing 0.65mm, chip bonding pad use elongate in shape, Applicable different Chip-wide.It is debugged convenient for patch chip.And there are decoupling capacitor welding positions for chip upper and lower position.Using This bread board, which can shorten, builds circuit time, improves the working efficiency for building circuit.
Description of the drawings
Fig. 1 is experiment bread board front elevation;
Fig. 2 is pad group enlarged drawing;
Fig. 3 is the big pad enlarged drawing in edge;
Fig. 4 is heavy gauge wire connection diagram;
Fig. 5 is front chip patch package interface;
Fig. 6 is reverse side chip patch package interface.
Specific implementation mode
Embodiment 1
A kind of patch chip experiment bread board as shown in Figure 1, including rectangular substrate:Pad is uniformly provided on substrate Group, the pad group include the pad of three connections arranged in a straight line, and the pad in the pad group is rounded square, adjacent Pad be diagonally arranged using angle(As shown in Figure 2), such shape and set-up mode are convenient for having connected the segmentation of pad, be convenient for The connection of not connected pad.The top and bottom position of the bread board is equipped with along the edge of bread board arranged in a straight line respectively Big pad(As shown in Figure 3), distance is 5.08mm between adjacent two big pad, and can be used as the external interface of experimental plate makes With convenient for connector welding.The big pad of top left is connected to the big pad of bottom left end by left heavy gauge wire, top right end Big pad be connected to by right heavy gauge wire with the big pad of bottom right end, between the big pad in the centre position of top and bottom lead to Cross central conductor connection(As shown in Figure 4), this three unicom conducting wires can be as the power cord of experimental plate, and this thick line and edge 6 pad connections, are convenient for plant-grid connection.The both sides of central conductor are equipped with 6 chip patch package interfaces, and the encapsulation of chip patch connects The upper side and lower side of mouth is equipped with decoupling capacitor soldering opening.The obverse and reverse of experiment bread board is equipped with the identical weldering of layout Disk group, big pad, heavy gauge wire and chip patch package interface.The front chip patch package interface spacing of experiment bread board is 1.27mm, back side chip patch package interface spacing are 0.65mm(As shown in Figure 5 and Figure 6).A variety of patch encapsulation can be welded Component, convenient for patch chip debug, and patch pad use elongate in shape, to adapt to different Chip-wides.

Claims (6)

1. a kind of patch chip experiment bread board, which is characterized in that including rectangular substrate:Pad is uniformly provided on substrate Group, the pad group include the pad of three connections arranged in a straight line;The top and bottom position of the bread board is respectively along face The edge of wrapper sheet is equipped with big pad arranged in a straight line;The big pad of top left and the big pad of bottom left end pass through left heavy gauge wire Connection, the big pad of top right end are connected to the big pad of bottom right end by right heavy gauge wire, the centre position of top and bottom Big pad between be connected to by central conductor;The both sides of central conductor are equipped with chip patch package interface, the encapsulation of chip patch The upper side and lower side of interface is equipped with decoupling capacitor soldering opening.
2. a kind of patch chip experiment bread board as described in claim 1, which is characterized in that the pad in the pad group For rounded square, adjacent pad is diagonally arranged using angle.
3. a kind of patch chip experiment bread board as described in claim 1, which is characterized in that the front of experiment bread board It is equipped with the identical pad group of layout, big pad, heavy gauge wire, decoupling capacitor interface and chip patch package interface with reverse side.
4. a kind of patch chip experiment bread board as claimed in claim 2, which is characterized in that the experiment bread board Front chip patch package interface pad spacing is 1.27mm, and back side chip patch package interface pad spacing is 0.65mm.
5. a kind of patch chip experiment bread board as described in claim 1, which is characterized in that the big pad of adjacent two it Between distance be 5.08mm.
6. a kind of patch chip experiment bread board as described in claim 1, which is characterized in that the bread board central conductor Both sides are equipped with 6 chip patch package interfaces.
CN201721073005.2U 2017-08-25 2017-08-25 A kind of patch chip experiment bread board Active CN207651047U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201721073005.2U CN207651047U (en) 2017-08-25 2017-08-25 A kind of patch chip experiment bread board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201721073005.2U CN207651047U (en) 2017-08-25 2017-08-25 A kind of patch chip experiment bread board

Publications (1)

Publication Number Publication Date
CN207651047U true CN207651047U (en) 2018-07-24

Family

ID=62885897

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201721073005.2U Active CN207651047U (en) 2017-08-25 2017-08-25 A kind of patch chip experiment bread board

Country Status (1)

Country Link
CN (1) CN207651047U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110035608A (en) * 2019-05-23 2019-07-19 上海健康医学院 A kind of common printed circuit board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110035608A (en) * 2019-05-23 2019-07-19 上海健康医学院 A kind of common printed circuit board

Similar Documents

Publication Publication Date Title
CN205985686U (en) Electric connector subassembly and carrier thereof
CN103531551A (en) Semiconductor packaging structure and forming method thereof
CN207651047U (en) A kind of patch chip experiment bread board
CN206282838U (en) The integrated encapsulation structure of passive device and active device
CN105703100B (en) It is a kind of by the connector being electrically connected between line end and plate end and its manufacturing method
TWM307885U (en) Electrical contact
CN208094913U (en) One kind is exempted to weld forced pasting circuit board
CN206164967U (en) Packaging structure of PCB board
CN201829490U (en) Chip area punching integrated circuit lead frame
CN204652780U (en) A kind of pcb board
CN213958945U (en) Compact high-voltage MOS tube
CN204597138U (en) A kind of pin connector
CN103617965B (en) A kind of external form has the flat integrated circuit package structure of lead
CN203536411U (en) Semiconductor packaging structure
CN210467820U (en) Anti-fracture patch type diode
CN209543219U (en) A kind of computer module based on 3 D stereo encapsulation
CN209045575U (en) Solar panel
CN207148888U (en) smart card
CN111540724A (en) Base frame, signal transmission plate and related chip packaging method and semiconductor packaging chip
CN103982803B (en) A kind of Multifunction side-plug-in LED module and its implementation
CN108288610A (en) It a kind of design of novel chip tin tailing solder pad and its is applied in red adhesive process
CN211062705U (en) Flat packaged high-power bipolar transistor
CN213401157U (en) Pin rib cutting direct insertion type semiconductor device
CN210805734U (en) Ultra-thin small volume packaging structure of chip
CN207252017U (en) A kind of PCB experiment plate for patch type chip

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant