CN1755577A - 半导体集成电路 - Google Patents
半导体集成电路 Download PDFInfo
- Publication number
- CN1755577A CN1755577A CNA2005100053230A CN200510005323A CN1755577A CN 1755577 A CN1755577 A CN 1755577A CN A2005100053230 A CNA2005100053230 A CN A2005100053230A CN 200510005323 A CN200510005323 A CN 200510005323A CN 1755577 A CN1755577 A CN 1755577A
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- delay
- sic
- timing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
-
- A—HUMAN NECESSITIES
- A01—AGRICULTURE; FORESTRY; ANIMAL HUSBANDRY; HUNTING; TRAPPING; FISHING
- A01G—HORTICULTURE; CULTIVATION OF VEGETABLES, FLOWERS, RICE, FRUIT, VINES, HOPS OR SEAWEED; FORESTRY; WATERING
- A01G31/00—Soilless cultivation, e.g. hydroponics
- A01G31/02—Special apparatus therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00234—Layout of the delay element using circuits having two logic levels
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P60/00—Technologies relating to agriculture, livestock or agroalimentary industries
- Y02P60/20—Reduction of greenhouse gas [GHG] emissions in agriculture, e.g. CO2
- Y02P60/21—Dinitrogen oxide [N2O], e.g. using aquaponics, hydroponics or efficiency measures
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Life Sciences & Earth Sciences (AREA)
- Environmental Sciences (AREA)
- Dram (AREA)
- Pulse Circuits (AREA)
- Logic Circuits (AREA)
Abstract
Description
Claims (13)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004281722A JP4762520B2 (ja) | 2004-09-28 | 2004-09-28 | 半導体集積回路 |
JP281722/2004 | 2004-09-28 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1755577A true CN1755577A (zh) | 2006-04-05 |
CN100340942C CN100340942C (zh) | 2007-10-03 |
Family
ID=35430502
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005100053230A Expired - Fee Related CN100340942C (zh) | 2004-09-28 | 2005-01-31 | 半导体集成电路 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6973001B1 (zh) |
JP (1) | JP4762520B2 (zh) |
KR (1) | KR100589932B1 (zh) |
CN (1) | CN100340942C (zh) |
TW (1) | TWI282919B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106549655A (zh) * | 2015-09-21 | 2017-03-29 | 深圳市博巨兴实业发展有限公司 | 一种ic时钟频率自校准的方法及系统 |
CN106653073A (zh) * | 2015-11-03 | 2017-05-10 | 三星电子株式会社 | 非易失性存储设备及其操作方法 |
CN103207661B (zh) * | 2012-01-13 | 2017-08-22 | 瑞萨电子株式会社 | 半导体设备和控制方法 |
CN107750380A (zh) * | 2015-06-19 | 2018-03-02 | 高通股份有限公司 | 具有分离预充电控制的高速伪双端口存储器 |
CN109074332A (zh) * | 2016-04-26 | 2018-12-21 | 美光科技公司 | 包含命令延迟调整电路的方法及设备 |
CN110266293A (zh) * | 2019-06-13 | 2019-09-20 | 中国科学技术大学 | 一种低延时同步装置及方法 |
US11087806B2 (en) | 2016-08-22 | 2021-08-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009140322A (ja) * | 2007-12-07 | 2009-06-25 | Elpida Memory Inc | タイミング制御回路および半導体記憶装置 |
US9209912B2 (en) * | 2009-11-18 | 2015-12-08 | Silicon Laboratories Inc. | Circuit devices and methods for re-clocking an input signal |
US9959918B2 (en) | 2015-10-20 | 2018-05-01 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
US9754650B2 (en) * | 2015-10-20 | 2017-09-05 | Samsung Electronics Co., Ltd. | Memory device and system supporting command bus training, and operating method thereof |
TWI732558B (zh) * | 2020-05-18 | 2021-07-01 | 華邦電子股份有限公司 | 延遲鎖相迴路裝置及其操作方法 |
KR20230046355A (ko) * | 2021-09-29 | 2023-04-06 | 삼성전자주식회사 | 고 분해능 위상 보정 회로 및 위상 보간 장치 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5708684A (en) * | 1994-11-07 | 1998-01-13 | Fujitsu Limited | Radio equipment |
JP4075082B2 (ja) | 1995-10-17 | 2008-04-16 | 富士通株式会社 | 位相差検出器及び半導体装置 |
JP2000201058A (ja) * | 1999-01-05 | 2000-07-18 | Mitsubishi Electric Corp | 半導体装置 |
JP3102428B2 (ja) * | 1999-07-12 | 2000-10-23 | 株式会社日立製作所 | 半導体装置 |
JP2002298580A (ja) * | 2001-03-28 | 2002-10-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
JP3843002B2 (ja) | 2001-11-26 | 2006-11-08 | 株式会社ルネサステクノロジ | 可変遅延回路及びその可変遅延回路を用いたシステムlsi |
-
2004
- 2004-09-28 JP JP2004281722A patent/JP4762520B2/ja not_active Expired - Fee Related
-
2005
- 2005-01-13 TW TW94100978A patent/TWI282919B/zh not_active IP Right Cessation
- 2005-01-18 US US11/036,393 patent/US6973001B1/en not_active Expired - Fee Related
- 2005-01-27 KR KR20050007475A patent/KR100589932B1/ko active IP Right Grant
- 2005-01-31 CN CNB2005100053230A patent/CN100340942C/zh not_active Expired - Fee Related
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103207661B (zh) * | 2012-01-13 | 2017-08-22 | 瑞萨电子株式会社 | 半导体设备和控制方法 |
CN107750380A (zh) * | 2015-06-19 | 2018-03-02 | 高通股份有限公司 | 具有分离预充电控制的高速伪双端口存储器 |
CN107750380B (zh) * | 2015-06-19 | 2020-12-04 | 高通股份有限公司 | 具有分离预充电控制的高速伪双端口存储器 |
CN106549655A (zh) * | 2015-09-21 | 2017-03-29 | 深圳市博巨兴实业发展有限公司 | 一种ic时钟频率自校准的方法及系统 |
CN106653073A (zh) * | 2015-11-03 | 2017-05-10 | 三星电子株式会社 | 非易失性存储设备及其操作方法 |
CN106653073B (zh) * | 2015-11-03 | 2022-05-24 | 三星电子株式会社 | 非易失性存储设备及其操作方法 |
CN109074332A (zh) * | 2016-04-26 | 2018-12-21 | 美光科技公司 | 包含命令延迟调整电路的方法及设备 |
CN109074332B (zh) * | 2016-04-26 | 2021-10-22 | 美光科技公司 | 用于控制输入信号路径上的等待时间的设备 |
US11087806B2 (en) | 2016-08-22 | 2021-08-10 | Micron Technology, Inc. | Apparatuses and methods for adjusting delay of command signal path |
CN110266293A (zh) * | 2019-06-13 | 2019-09-20 | 中国科学技术大学 | 一种低延时同步装置及方法 |
Also Published As
Publication number | Publication date |
---|---|
CN100340942C (zh) | 2007-10-03 |
US6973001B1 (en) | 2005-12-06 |
JP4762520B2 (ja) | 2011-08-31 |
KR100589932B1 (ko) | 2006-06-19 |
TWI282919B (en) | 2007-06-21 |
JP2006099831A (ja) | 2006-04-13 |
KR20060028665A (ko) | 2006-03-31 |
TW200611100A (en) | 2006-04-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100340942C (zh) | 半导体集成电路 | |
US11087802B2 (en) | Semiconductor memory device including output buffer | |
US9645191B2 (en) | Testing and setting performance parameters in a semiconductor device and method therefor | |
JP2005509241A (ja) | 低電圧不揮発性メモリの検査中にプログラミングの速度を上げるためのデュアルモード高電圧電源 | |
US10937473B2 (en) | Clock signal drivers for read and write memory operations | |
US20100177580A1 (en) | Semiconductor integrated circuit device and operating method thereof | |
US10446218B2 (en) | Apparatuses and methods for configurable command and data input circuits forsemiconductor memories | |
US8451670B2 (en) | Adaptive and dynamic stability enhancement for memories | |
EP3379538B1 (en) | Embedded memory with setup-hold time controlled internally or externally and associated integrated circuit | |
CN1523609A (zh) | 可调整数据输出时刻的同步型半导体存储器 | |
CN1710665A (zh) | 共用的去耦电容 | |
US7245176B2 (en) | Apparatus for generating internal voltage in test mode and its method | |
JP2009267355A (ja) | オンダイターミネーション抵抗値テスト装置および方法、ならびに前記装置を有する半導体装置 | |
US11257561B2 (en) | Memory device and test method thereof | |
CN112823477B (zh) | 用于温度独立的延迟电路的方法和设备 | |
US20080211551A1 (en) | Semiconductor memory device | |
JP2003318708A (ja) | 遅延回路及び遅延方法 | |
JP4580784B2 (ja) | 半導体記憶装置及びそのデータ読み出し方法 | |
JP2002246891A (ja) | 入力バッファ回路および半導体装置 | |
KR100206724B1 (ko) | 동기식 반도체 메모리 장치의 클럭 버퍼 | |
KR100968261B1 (ko) | 핀수를 줄일 수 있는 반도체 메모리 장치 | |
US20040004893A1 (en) | Semiconductor memory device having output driver for high frequency operation | |
KR20120052552A (ko) | 데이터 출력 회로 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081024 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20081024 Address after: Tokyo, Japan, Japan Patentee after: Fujitsu Microelectronics Ltd. Address before: Kanagawa Patentee before: Fujitsu Ltd. |
|
C56 | Change in the name or address of the patentee |
Owner name: FUJITSU SEMICONDUCTORS CO., LTD Free format text: FORMER NAME: FUJITSU MICROELECTRON CO., LTD. |
|
CP03 | Change of name, title or address |
Address after: Kanagawa Patentee after: Fujitsu Semiconductor Co., Ltd. Address before: Tokyo, Japan, Japan Patentee before: Fujitsu Microelectronics Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150513 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150513 Address after: Kanagawa Patentee after: Co., Ltd. Suo Si future Address before: Kanagawa Patentee before: Fujitsu Semiconductor Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20071003 Termination date: 20200131 |