CN1738040A - 芯片在薄膜上的半导体器件 - Google Patents

芯片在薄膜上的半导体器件 Download PDF

Info

Publication number
CN1738040A
CN1738040A CNA200510092716XA CN200510092716A CN1738040A CN 1738040 A CN1738040 A CN 1738040A CN A200510092716X A CNA200510092716X A CN A200510092716XA CN 200510092716 A CN200510092716 A CN 200510092716A CN 1738040 A CN1738040 A CN 1738040A
Authority
CN
China
Prior art keywords
resin composition
semiconductor element
insulating resin
wiring
insulating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA200510092716XA
Other languages
English (en)
Other versions
CN100411163C (zh
Inventor
濑古敏春
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Tongrui Microelectronics Technology Co ltd
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Publication of CN1738040A publication Critical patent/CN1738040A/zh
Application granted granted Critical
Publication of CN100411163C publication Critical patent/CN100411163C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
    • H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/26175—Flow barriers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75251—Means for applying energy, e.g. heating means in the lower part of the bonding apparatus, e.g. in the apparatus chuck
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
    • H01L2224/7525—Means for applying energy, e.g. heating means
    • H01L2224/75252—Means for applying energy, e.g. heating means in the upper part of the bonding apparatus, e.g. in the bonding head
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/83009—Pre-treatment of the layer connector or the bonding area
    • H01L2224/83048—Thermal treatments, e.g. annealing, controlled pre-heating or pre-cooling
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01004—Beryllium [Be]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/078—Adhesive characteristics other than chemical
    • H01L2924/0781—Adhesive characteristics other than chemical being an ohmic electrical conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/189—Printed circuits structurally associated with non-printed electric components characterised by the use of a flexible or folded printed circuit
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H05K3/305—Affixing by adhesive

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

按照本发明，COF半导体器件的制造方法包括：步骤(A)，对在其表面上设置了多个布线图形的绝缘带的表面涂敷绝缘树脂成分；步骤(B)，在绝缘树脂成分尚未固化的条件下可通过加压使半导体元件与布线图形接触；以及步骤(C)，借助于使绝缘树脂成分固化，将半导体元件固定到布线图形上，从而进行电连接，其中，COF半导体器件的制造方法还包括步骤(D)，在涂敷绝缘树脂成分之前、之中和/或之后，从背面一侧对绝缘带进行预热。

Description

芯片在薄膜上的半导体器件
本申请是下述申请的分案申请：
发明名称：芯片在薄膜上的半导体器件及其制造方法
申请日：2003年9月30日
申请号：03132660.9
技术领域
本发明涉及COF(芯片在薄膜上)半导体器件和该半导体器件的制造方法，其中，半导体元件被安装在柔性印刷电路上并与该柔性印刷电路相结合。
背景技术
可自由折叠的薄膜绝缘带由于其性能上的优点已被用于COF半导体器件。设置在这种薄膜绝缘带的表面上的各构制成图形的布线与半导体元件的相应的端子电连接。构制成图形的布线的外部连接器与液晶面板、印刷电路板等连接。对构制成图形的布线的除上述之外的暴露部分施加了阻焊剂，因此，可以确保绝缘条件。
诸如近年来引人注目的MBB(微凸点键合)、NCP(非导电膏)，以及ACP(各向异性导电膏)的连接和模塑方法已知是作为现有技术被有效地应用于有多管脚、窄间距和边沿接触的元件的一种COF半导体器件的制造方法。
这些方法是将绝缘的树脂成分介于半导体元件与柔性印刷电路之间的制造方法，以便能将半导体元件的突出电极与柔性印刷电路的布线图形连接，同时能将该电极和该布线图形模塑在树脂中。这里，不指定绝缘树脂成分的涂敷方法。
在图5(a)至图5(d)中示出了采用上述MBB的现有例1的COF半导体器件的制造方法(例如特开昭60(1985)-262430号公报)。按照该现有例1，首先，如图5(a)和5(b)所示，在树脂喷嘴8移动时绝缘树脂成分22被涂敷到柔性印刷电路的布线图形2上的、半导体元件的多个突出电极(凸点)与之结合的部分。对上述绝缘树脂成分22可使用光固化或热固化树脂。这里，图5(a)至5(d)中的标号1表示薄膜绝缘带，标号5表示阻焊剂。然后，如图5(c)所示，半导体元件3的多个突出电极9被置于布线图形2上。对被置于绝缘树脂成分22上的半导体元件3施加压力，使在突出电极9与布线图形2之间的绝缘树脂成分22扩展，从而使突出电极9与布线图形2之间仅由于加压工序而被电连接。同时，绝缘树脂成分22被压出到半导体元件3的周围。这里，标号21所指的箭头表示压力，而标号12所指的箭头表示流向半导体元件的外围的树脂流。此后，如图5(d)所示，绝缘树脂成分22在此条件下借助于光或热进行固化，以便将半导体元件3固定到柔性印刷电路上。这里，标号23所指的箭头表示光的照射或热的施加。
在图6(a)至图6(d)中示出了采用上述MBB的现有例2的COF半导体器件的制造方法(例如特开昭63(1988)-151033号公报)。这里，与现有例1的图5(a)和5(b)中的标号相同的标号系于图6(a)至图6(d)中的相同的元件之下。按照该现有例2，首先，如图6(a)和6(b)所示，当树脂喷嘴8移动时绝缘树脂成分22被涂敷到柔性印刷电路的布线图形2上的、半导体元件的多个突出电极(凸点)与之结合的部分。对上述绝缘树脂成分22可使用热固化树脂。然后，如图6(c)所示，半导体元件3的各突出电极9被置于布线图形2上。其后，利用脉冲加热装置(未示出)将被置于绝缘树脂成分22上的半导体元件3压到柔性印刷电路上，使布线图形2上的绝缘树脂成分22被压出到外围。其后，如图6(d)所示，对上述的脉冲加热装置供给能量，以便在半导体元件3被压至柔性印刷电路上的条件下对半导体元件3加热，因此，绝缘树脂成分22被热固化，以便将半导体元件3固定到柔性印刷电路上。同时，各突出电极9与布线图形2得到电连接。这里，图6(d)中的标号24所指的箭头表示在加压的条件下的脉冲加热。
现有例1的一个问题是在绝缘树脂成分22被涂敷到通过加压工序(参照图5(d))使半导体元件3与之接触的薄膜绝缘带1上后，绝缘树脂成分22被固化时会发生气泡13(如白点所示)。下面对上述情形进行更详细的说明。气泡13的发生是由于如下的三个因素：a)由于利用树脂喷嘴8涂敷的呈脊形的绝缘树脂成分22的树脂线之间的间隙，或者由于因在具有布线图形2和不具有布线图形2的区域涂敷绝缘树脂成分22所致的树脂表面的不平坦性(参照图5(b))，在借助于加压工序使半导体元件3与之接触时封入的空气(充填失效)；b)在绝缘树脂成分22固化时发生的除气作用；以及c)在吸附了湿气的薄膜绝缘带1被干燥时产生的湿气。如上所述，依赖于气泡13发生的程度，或者依赖于在固化后的绝缘树脂成分22中存在气泡13的COF半导体器件的使用条件，例如会产生突出电极9之间的电流漏泄和半导体元件的铝电极被腐蚀之类的缺点。
另外，当在现有例2中使用被恒定加热的加压装置或被脉冲加热的加压装置时，以与现有例1的相同方式涂敷后的绝缘树脂成分22的表面是不平坦的(参照图6(b))。因此，存在如图6(d)中的白点所示的气泡13残留在固化后的绝缘树脂成分22中的问题。
发明内容
本发明解决了上述问题，并且提供了在半导体元件与薄膜绝缘带上的布线图形结合和树脂模塑时，在绝缘树脂成分中发生的气泡和/或充填失效被减少的高可靠性的COF半导体器件和该半导体器件的制造方法。
为解决上述问题，本发明的COF半导体器件的制造方法包括：
步骤(A)，对在其表面上设置了多个布线图形的绝缘带的表面涂敷绝缘树脂成分；
步骤(B)，在绝缘树脂成分尚未固化的条件下可通过加压使半导体元件与布线图形接触；以及
步骤(C)，借助于使绝缘树脂成分固化，将半导体元件固定到布线图形上，从而进行电连接，
上述方法还包括步骤(D)，在涂敷绝缘树脂成分之前、之中和/或之后，从背面一侧对绝缘带进行预热。
即，按照本发明，在涂敷绝缘树脂成分之前、之中和/或之后，该绝缘树脂成分被预热至一定的温度，使气泡可以经由从没有布线图形的绝缘带的背面一侧进行了预热的绝缘带除去。因此，被绝缘带吸附的湿气和树脂固化时的除气作用预先被消除，并且绝缘树脂成分变得平滑，减少了树脂脊的不平坦性，故在对被置于绝缘树脂成分上的半导体元件加压时空气能够容易地逸出到外部。据此，在将半导体元件结合到绝缘带上的布线图形和用绝缘树脂成分模塑时，可以大幅度地减少绝缘树脂成分中的气泡和/或充填失效。因此，能够得到具有高可靠性的COF半导体器件，其中，当将半导体元件结合到绝缘带上的布线图形和用绝缘树脂成分模塑时，绝缘树脂成分中的气泡和/或充填失效能够大幅度地减少，因而不发生半导体元件的电极之间的电流漏泄和对半导体元件的铝电极的腐蚀。
本申请的这一目的和其它目的从下面给出的详细说明中变得更加明显。但是，应该被理解为，详细说明和具体例子尽管示出了本发明的优选实施例，但只是以示例方式被给出，显然，业内人士可以根据该详细说明在本发明的宗旨和范围内进行各种变更和修改。
附图说明
图1(a)至图1(e)是示出按照本发明实施例1的COF半导体器件的制造方法的步骤的图。
图2(a)至图2(e)是示出按照本发明实施例2的COF半导体器件的制造方法的步骤的图。
图3是示出按照本发明实施例2的树脂涂敷工序的树脂涂敷线的图。
图4(a)至图4(e)是示出按照本发明实施例3的COF半导体器件的制造方法的图。
图5(a)至图5(d)是示出按照采用MBB的现有例1的COF半导体器件的制造方法的图。
图6(a)至图6(d)是示出按照采用MBB的现有例2的COF半导体器件的制造方法的图。
具体实施方式
虽然对本发明的薄膜绝缘带的类型没有特别的限制，只要它具有绝缘性能，并且能够在该薄膜绝缘带的表面上形成布线图形(以下在某些场合仅称为布线)即可。但是，薄膜绝缘带最好是可自由折叠的，并且最好使用诸如聚酰亚胺或Kapton这样的聚酰亚胺基绝缘带。对聚酰亚胺基绝缘带的厚度虽无特别限制，但为了确保高的柔性，最好使用薄型的，具体地说，最好在15μm至40μm的范围内，更具体地说，最好采用15μm、20μm、25μm、38μm或40μm的厚度。
虽然对布线图形的类型没有特别的限制，只要它们依据半导体器件的结构和用途以合适的图形形成，并且具有导电性即可，但是，可以列举出例如由金属薄膜构成的布线。对用于这种布线的金属的类型虽无特别限制，但最好使用铜。布线可以是薄膜形式，其中最好使用厚度在5μm至18μm的范围内的铜箔，更具体地说，采用5μm、8μm、9μm、12μm或18μm的厚度为宜。另外，当布线用铜箔形成时，最好对铜箔表面镀一层金属，以阻止布线变坏。对所镀金属的类型虽无限制，但最好是镀锡、镀金等。
对在上述聚酰亚胺基绝缘带上形成布线图形的方法的类型和镀覆布线图形表面的方法的类型没有特别的限制，最好采用现有技术中的熟知的方法。通过对例如附有5μm至18μm厚的铜箔的聚酰亚胺基绝缘带进行刻蚀，可以形成任意的布线图形，然后可以在布线的表面上镀锡或镀金。另外，具有绝缘性能的聚酰亚胺、氨基甲酸乙酯等被涂敷到布线图形的规定的露出部分以外的区域，诸如布线图形的供与半导体元件结合用的区域和供外部连接器用的区域，从而形成将各布线相互绝缘的阻焊剂。这样，例如可以形成30μm至80μm厚的柔性印刷电路。
对安装在该柔性印刷电路上的半导体元件的类型没有特别的限制，只要它具有按照半导体器件的用途而包含各种集成电路的结构即可。例如，可以列举出液晶显示驱动器、功率IC、控制器等，特别是可以使用具有大量窄间距的突出电极(凸点)的半导体元件，其中，与布线图形电连接的电极以突出的形状被形成。
这里，设置在半导体元件上的突出电极将半导体元件与布线进行电连接。虽然最好例如用凸点作为突出电极，但对突出电极的类型并无特别限制。另外，虽然对凸点的材料没有特别限制，只要它是导电的，并且能够适当地与布线连接即可，但最好使用金。
对使半导体元件经突出电极固定在布线上以便进行电连接的绝缘树脂成分可以使用诸如环氧树脂或丙烯酸基树脂这样的热固化树脂或光固化树脂。当使用这些树脂时，仅通过光照或通过加热就能够容易地将绝缘树脂成分固化。
借助于对绝缘带表面涂敷绝缘树脂成分的步骤(A)中的真空抽吸装置，绝缘带的背面可以被排空和抽吸。这样，能够在绝缘带以平坦方式被支撑、无起伏的条件下将绝缘树脂成分涂敷到绝缘带上。因此，可以减小树脂的不平坦性，使得在对被置于绝缘树脂成分上的半导体元件加压时空气能更加容易地逸出到外部，并且能进一步减小因空气封入而发生的充填失效的程度。
另外，在本发明的COF半导体器件的制造方法的上述步骤(A)中涂敷到绝缘带的半导体元件结合区的绝缘树脂成分的在半导体元件结合区的中心部分的涂敷厚度可以大于在半导体元件结合区的周边部分的涂敷厚度。这样，能够进一步减少充填失效。
另外，当树脂喷嘴在绝缘带的半导体元件结合区移动时，绝缘树脂成分可以以脊形被涂敷到绝缘带的表面上，其中，在按照本发明的COF半导体器件的制造方法的上述步骤(A)中进行该树脂涂敷时，可以使用具有宽或大的喷射口的树脂喷嘴。这样，被涂敷成脊形的绝缘树脂成分的线宽能够加宽，使得线的总数减少，从而被涂敷的树脂线之间的凹陷数目可以减少，因此，能够进一步减少因这些树脂凹陷引起的充填失效。这里，在树脂涂敷时选择了树脂喷嘴的移动过程(轨迹)，以使被涂敷的树脂线的数目成为最少，另外，当将树脂喷嘴固定时，也可以选择绝缘带移动过程，以使被涂敷的树脂线的数目成为最少。
另外，按照本发明，在对柔性印刷电路涂敷绝缘树脂成分时，可以预先在作为绝缘树脂成分的热固化树脂中掺入规定量的树脂固化阻滞剂。对这种树脂固化阻滞剂没有特别的限制，可以适当地采用现有工艺中的熟知的阻滞剂。这样，从对柔性印刷电路涂敷绝缘树脂成分到通过加压将半导体元件安装在布线图形上的时间变长。因此，即使在涂敷绝缘树脂成分后对绝缘带预热的时间较长，也不会发生半导体元件的电极(突出电极)与绝缘带上的布线图形之间的电连接的失效。
另外，按照本发明，在涂敷绝缘树脂成分时可以预先将导电粒子散布在绝缘树脂成分中。例如可以使用粒子直径为3μm至10μm的镀金的树脂粒子、镍粒子等作为这些导电粒子。这时，例如在5μm厚的树脂中将导电粒子的粒子密度设定在2000/mm3至12000/mm3。这样，在树脂模塑后一些导电粒子被介于半导体元件的电极与绝缘带的布线图形之间，因而可以成功地阻止不良连接。这里，当导电粒子的粒子密度低于上述范围时，容易发生上述的不良连接；当导电粒子的粒子密度超出上述范围时，用于将布线图形的各部分以及半导体元件的电极相互绝缘的绝缘树脂成分的绝缘性能降低。
按照本发明的COF半导体器件的制造方法，在涂敷绝缘树脂成分之前、之中和/或之后，利用从背面一侧对绝缘带进行预热的方法对绝缘树脂成分进行预热以使气泡能经由绝缘带除去的步骤(D)中的预热温度可以被设定为60℃到150℃，最好为80℃到100℃。这样，树脂的粘度可以降低，并且既不在热学方面影响柔性印刷电路，又不使热固化树脂固化，因而树脂能够变得充分平坦，被绝缘带吸附的湿气或树脂固化时的除气作用能被预先消除。这里，当该预热温度低于60℃时，被绝缘带吸附的湿气或树脂固化时的除气作用预先不能充分消除，树脂也不能变平，因而容易发生树脂充填失效和残留的气泡；而当该预热温度超过150℃时，绝缘树脂成分的固化就有可能取得进展的风险，很可能在半导体元件对布线图形的电连接部位引起缺陷。
另外，按照本发明，通过在绝缘树脂成分尚未固化的条件下利用加压使半导体元件与布线图形接触的加压工序步骤(B)，在加热条件下半导体元件能够与布线图形接触。这时，对绝缘树脂成分采用了热固化树脂。为了借助于在现有技术中熟知的加压工序将半导体元件安装到柔性印刷电路上，可以利用在加热中的传送半导体元件的单元。该步骤(B)中的加热温度是能够使热固化树脂充分固化的温度，例如，在环氧树脂的场合，该温度可设定在约250℃。
按照本发明的另一方面，提供了一种COF半导体器件，该COF半导体器件包括：在其表面上设置了多个布线图形的薄的绝缘带；半导体元件；以及在该半导体元件与布线图形电连接并且能够装配高可靠性的COF半导体器件的条件下将该半导体元件固定到布线图形上的、包含树脂固化阻滞剂的绝缘树脂成分，其中，在半导体元件与薄的绝缘带上的布线图形结合和树脂模塑时在绝缘树脂成分中发生的气泡和充填失效得到减少。
另外，在该COF半导体器件中，绝缘树脂成分中还可以包含在散布条件下的导电粒子。
下面，参照附图对按照本发明实施例的COF半导体器件和该COF半导体器件的制造方法进行详细说明。这里，本发明不限于这些实施例。
实施例1
图1(a)至图1(e)是示出按照本发明实施例1的COF半导体器件的制造方法的步骤的图。这里，在说明实施例1的图1(a)至图1(e)中，对与上述的现有实施例1和2(图5(a)至图5(e)和图6(a)至图6(d))中的元件相同的元件标以相同的标号。
如图1(e)所示，本实施例1的COF半导体器件包括如下四个部分：1)其表面上设置了多个布线图形2的薄的绝缘带1；2)为了绝缘，涂敷在除了诸如布线图形2上的半导体元件结合区和外部连接器部分的规定区域外的布线图形2上的阻焊剂5；3)具有多个突出电极9的半导体元件3；以及4)在半导体元件3的突出电极9进行了电连接条件下将该半导体元件3固定到该布线图形2上的绝缘树脂成分7，其中，在布线图形2的表面上设置了未示出的金属镀层。另外，包括绝缘带1、布线图形2和阻焊剂5的柔性印刷电路的平面结构示于图3。
下面说明本实施例1的COF半导体器件的制造方法。图1(a)和图1(b)示出了涂敷树脂的步骤(A)，图1(c)示出了在涂敷树脂后的树脂变平和气泡逸出，图1(d)示出了通过加压工序使半导体元件进行接触的步骤(B)，图1(e)示出了树脂固化的步骤(C)。
按照实施例1的制造方法，首先，如图1(a)和图1(b)所示，将柔性印刷电路安装在未示出的平台上。该平台可以是加热平台。其后，如标号6标明的箭头所示，利用加热平台或加热装置将绝缘带1的背面(未安装半导体元件并且半导体元件不与之连接的面)预热至80℃至100℃。然后，将预先对其添加了树脂固化阻滞剂的绝缘树脂成分7涂敷到绝缘带1上的半导体元件3安装在其表面上并与其表面连接的结合区4。这时，对绝缘树脂成分7使用了热固化树脂。当为了涂敷绝缘树脂成分7，由金属制成的树脂喷嘴8借助于例如未示出喷嘴移动装置来回移动时，绝缘树脂成分7的规定的流量被散布到结合区4。
这样，在安装和连接半导体元件前从绝缘带1的背面一侧进行了预加热，因此，如图1(c)中的标号10标明的箭头所示，被绝缘带1吸附的湿气和在绝缘树脂成分7固化时的除气作用被消除，并且上述被涂敷的绝缘树脂成分7变平滑，从而减小了树脂表面的不平坦性。
然后，如图1(d)和1(e)所示，半导体元件3被压向绝缘树脂成分7，如标号11标明的箭头所示，同时，在对已涂敷了绝缘树脂成分7的柔性印刷电路进行预热的条件下用未示出的加热装置将半导体元件3加热至约250℃。因此，半导体元件3的各突出电极9被压向绝缘带1的表面上的各布线图形2，并与之电连接，以便将半导体元件3安装到柔性印刷电路上。同时，如上所述，如标号12标明的箭头所示，将一些绝缘树脂成分7从半导体元件3的下面挤压到外面，从而在半导体元件3的侧面形成条带。
借助于来自被加热的半导体元件3的热量和来自被预热的绝缘带1的热量，绝缘树脂成分7被热固化，从而使半导体元件3模塑并固定。这里，在以后的处理中，液晶面板、印刷电路板等被连接到布线图形2的外连接器。
按照本发明的实施例1：被绝缘带1吸附的湿气和在绝缘树脂成分7固化时的除气作用预先被消除；被涂敷的绝缘树脂成分7变平滑，从而减小了树脂表面的不平坦性；以及绝缘树脂成分7与树脂固化阻滞剂一起被使用，因此，在半导体元件3的突出电极9与绝缘带1的布线图形2结合，用绝缘树脂成分模塑时发生的气泡和充填失效能被减少到现有技术的30％或其以下。还有，即使绝缘树脂成分7的预热时间较长，半导体元件3的突出电极9也能成功地被电连接到布线图形2上。
实施例2
图2(a)至图2(e)是示出按照本发明实施例2的COF半导体器件的制造方法的步骤的图，图3是示出按照本发明实施例2的树脂涂敷工艺的树脂涂敷线的图。这里，在说明实施例2的图2(a)至图2(e)和图3中，对与实施例1(图1(a)至图1(e))中的元件相同的元件标以相同的标号。
本实施例2的COF半导体器件被形成为具有与实施例1相同的成分和相同的结构，如图2(e)所示，而制造实施例2的COF半导体器件时的树脂涂敷工艺却不同于实施例1的涂敷工艺。即，在热固化绝缘树脂成分7与树脂固化阻滞剂一起被涂敷到绝缘带1上的半导体元件3与之连接、并安装在其上的结合区4时，从外侧(如标号15标明的箭头所示)开始并向中心(如标号16标明的箭头所示)移动地将绝缘树脂成分7涂敷到结合区4，因此，涂敷到中心的绝缘树脂成分7的量大于涂敷到边缘的量，在中心，涂敷的厚度最大，如实施例2中的图2(a)、2(b)和图3所示，因此，在将半导体元件3安装到绝缘带1上时，空气更容易逸出。另外，由于在涂敷绝缘树脂成分7之前，如标号17标明的箭头所示，借助于用未图示的真空抽吸装置从绝缘带1的背面进行真空抽吸，绝缘带1以平坦的方式被支撑，所以绝缘带1上的起伏减少。其后，使用具有宽的喷射口的树脂喷嘴18涂敷绝缘树脂成分7，因此，在被宽的喷嘴18涂敷成脊形的树脂线的数目(这里为3条)减少、从而树脂凹陷数目减少的同时，由绝缘带1的起伏引起的树脂表面的不平坦性也减小。
因此，如图2(c)所示，当绝缘树脂7变平滑时，涂敷到柔性印刷电路上的绝缘树脂成分7呈中心部分最高的平缓丘状。然后，如图2(d)和2(e)所示，当对被置于绝缘树脂成分上的半导体元件3加压时，间隙中的空气容易逸出到外部。因此，在热固化后，绝缘树脂成分7中的气泡和绝缘树脂成分7的充填失效能进一步减少。这里，除上述之外，被绝缘带1吸附的湿气和绝缘树脂成分7热固化时的除气作用预先被消除，并且以与实施例1中的相同方式，绝缘树脂成分与树脂固化阻滞剂一起被使用。因此，在突出电极9与绝缘带1上的布线图形2结合和用绝缘树脂成分7模塑时发生的气泡和充填失效能被减少到现有技术的30％或其以下。即使绝缘树脂成分7的加热时间较长，半导体元件3的突出电极9也能成功地被电连接到布线图形2上。
实施例3
图4(a)至图4(e)是示出按照本发明实施例3的COF半导体器件的制造方法的图。这里，在说明实施例3的图4(a)至图4(e)中，对与实施例1(图1(a)至图1(e))以及实施例2(图2(a)至图2(e)和图3)中的元件相同的元件标以相同的标号。
本实施例3的COF半导体器件被形成为与按照实施例2的制造方法的实施例2的COF半导体器件有相同的结构，如图4(e)所示，而在制造COF半导体器件时使用的绝缘树脂成分19却与在实施例1和2中使用的不同。即，在按照实施例3涂敷绝缘树脂成分19时，预先在热固化绝缘树脂成分19中散布了导电粒子20。这时，使用了直径为5μm的镀金的树脂粒子作为该导电粒子20，其中，5μm厚的树脂中的导电粒子20的粒子密度为约3000/mm3。这里，图4(a)至图4(e)示出的绝缘树脂成分19中的所有白点代表导电粒子20。
使用其中散布了上述的导电粒子20的绝缘树脂成分19，在对被置于绝缘树脂成分19上的半导体元件3施加压力时，半导体元件3的突出电极9经导电粒子20压向布线图形2，由此，半导体元件3被安装到柔性印刷电路上，如图4(a)至图4(e)所示。因此，能够成功地阻止在半导体元件3与布线图形2之间连接部位中的缺陷。这里，在本实施例3中，同样地，被绝缘带1吸附的湿气和绝缘树脂成分19热固化时的除气作用预先被消除；被涂敷到柔性印刷电路上的绝缘树脂成分19变平，形成中心部分最高的平缓丘状；以及以与实施例1和2中的相同方式，绝缘树脂成分与树脂固化阻滞剂一起被使用。因此，在突出电极9与绝缘带1上的布线图形2结合和用绝缘树脂成分19模塑时发生的气泡和充填失效能被减少到现有技术的30％或其以下，并且即使绝缘树脂成分19的预加热时间较长，半导体元件3的突出电极9也能成功地被电连接到布线图形2上。
其他实施例
1、虽然在上述的实施例1至3中例示了用热固化树脂作为绝缘树脂成分的情形，但也可以使用光固化树脂。这时，在对被置于涂敷到柔性印刷电路上的树脂上的半导体元件加压时不再对半导体元件加热。另外，绝缘带可以是透明的，以至于在用光照射光固化树脂使之固化时可以从绝缘带的背面一侧用光照射光固化树脂。
2、虽然在上述实施例1至3中例示的情形中，对绝缘树脂成分的预热是从树脂预涂敷步骤到树脂固化步骤连续进行的，但也可以在涂敷树脂之前、之中或之后，或者将其组合有选择地进行预热。
3、按照本发明，减少气泡和充填失效的效果随以下情形的各种组合而略有差异：对绝缘树脂成分的预热温度和预热时间；绝缘树脂成分的类型和对绝缘树脂成分的固化方法；以及有无真空抽吸。因此，为获得最佳效果，最好根据待制造的制品的尺寸、样式和涂敷方法选择上述组合。
按照本发明，在将绝缘树脂成分涂敷到半导体元件与之结合的区域的布线图形之前、之中和/或之后，对没有设置布线图形的绝缘带的背面部分进行预热。因此，被绝缘带吸附的湿气和树脂固化时的除气作用预先被消除，并且绝缘树脂成分变平(平滑)，因而减少了被涂敷的线之间的树脂凹陷，使得在对被置于绝缘树脂成分上的半导体元件加压时，空气能够容易地逸出到外部。因此，能够获得高可靠性的COF半导体器件，其中，当半导体元件与绝缘带上的布线图形结合和用树脂模塑时，绝缘树脂成分中的气泡和充填失效能够大幅度减少，从而不发生半导体元件的电极之间的电流漏泄和对半导体元件的铝电极的腐蚀。

Claims (2)

1、一种COF半导体器件，它包括：
在其表面上设置了多个布线图形的薄的绝缘带；
半导体元件；以及
在使该半导体元件与布线图形电连接的条件下将该半导体元件固定到布线图形上的、包含树脂固化阻滞剂的绝缘树脂成分。
2、如权利要求1所述的器件，
其中，在绝缘树脂成分中还包含在散布条件下的导电粒子。
CNB200510092716XA 2002-10-04 2003-09-30 芯片在薄膜上的半导体器件 Expired - Fee Related CN100411163C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP292597/02 2002-10-04
JP2002292597A JP3871634B2 (ja) 2002-10-04 2002-10-04 Ｃｏｆ半導体装置の製造方法

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
CNB031326609A Division CN1264208C (zh) 2002-10-04 2003-09-30 芯片在薄膜上的半导体器件的制造方法

Publications (2)

Publication Number Publication Date
CN1738040A true CN1738040A (zh) 2006-02-22
CN100411163C CN100411163C (zh) 2008-08-13

Family

ID=32025466

Family Applications (2)

Application Number Title Priority Date Filing Date
CNB200510092716XA Expired - Fee Related CN100411163C (zh) 2002-10-04 2003-09-30 芯片在薄膜上的半导体器件
CNB031326609A Expired - Fee Related CN1264208C (zh) 2002-10-04 2003-09-30 芯片在薄膜上的半导体器件的制造方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
CNB031326609A Expired - Fee Related CN1264208C (zh) 2002-10-04 2003-09-30 芯片在薄膜上的半导体器件的制造方法

Country Status (5)

Country Link
US (1) US6864119B2 (zh)
JP (1) JP3871634B2 (zh)
KR (1) KR100563502B1 (zh)
CN (2) CN100411163C (zh)
TW (1) TWI232564B (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111954925A (zh) * 2018-03-30 2020-11-17 三井化学东赛璐株式会社 电子装置的制造方法

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4024773B2 (ja) * 2004-03-30 2007-12-19 シャープ株式会社 配線基板、半導体装置およびその製造方法並びに半導体モジュール装置
US7312142B2 (en) * 2005-04-13 2007-12-25 Mutual Pak Technology Co., Ltd. Method for making cable with a conductive bump array, and method for connecting the cable to a task object
TW200703606A (en) * 2005-07-15 2007-01-16 Siliconware Precision Industries Co Ltd Semiconductor package and fabrication method thereof
KR100652519B1 (ko) * 2005-07-18 2006-12-01 삼성전자주식회사 듀얼 금속층을 갖는 테이프 배선기판 및 그를 이용한 칩 온필름 패키지
TW200735317A (en) * 2006-03-14 2007-09-16 Novatek Microelectronics Corp Tape
JP5020629B2 (ja) 2006-12-28 2012-09-05 パナソニック株式会社 電子部品の接続方法
GB0705287D0 (en) * 2007-03-20 2007-04-25 Conductive Inkjet Tech Ltd Electrical connection of components
TWI351729B (en) * 2007-07-03 2011-11-01 Siliconware Precision Industries Co Ltd Semiconductor device and method for fabricating th
US8017873B2 (en) * 2008-03-03 2011-09-13 Himax Technologies Limited Built-in method of thermal dissipation layer for driver IC substrate and structure thereof
US7742001B2 (en) * 2008-03-31 2010-06-22 Tdk Corporation Two-tier wide band antenna
KR101012934B1 (ko) * 2008-06-12 2011-02-08 김영기 스팀발생기
GB2494223B (en) * 2012-03-02 2014-03-12 Novalia Ltd Circuit board assembly
JP6286911B2 (ja) * 2013-07-26 2018-03-07 セイコーエプソン株式会社 実装構造、電気光学装置及び電子機器
TWI548005B (zh) * 2014-01-24 2016-09-01 環旭電子股份有限公司 選擇性電子封裝模組的製造方法
KR20180064583A (ko) 2016-12-05 2018-06-15 삼성디스플레이 주식회사 칩 온 필름 패키지 및 이를 포함하는 표시 장치
TWI713166B (zh) * 2020-02-17 2020-12-11 頎邦科技股份有限公司 晶片封裝構造及其電路板

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60262430A (ja) 1984-06-08 1985-12-25 Matsushita Electric Ind Co Ltd 半導体装置の製造方法
JPH0777227B2 (ja) 1986-12-16 1995-08-16 松下電器産業株式会社 半導体装置の製造方法
JP3951462B2 (ja) * 1998-06-30 2007-08-01 カシオ計算機株式会社 電子部品実装体及びその製造方法
JP3491595B2 (ja) * 2000-02-25 2004-01-26 ソニーケミカル株式会社 異方導電性接着フィルム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111954925A (zh) * 2018-03-30 2020-11-17 三井化学东赛璐株式会社 电子装置的制造方法

Also Published As

Publication number Publication date
JP3871634B2 (ja) 2007-01-24
TW200421572A (en) 2004-10-16
CN100411163C (zh) 2008-08-13
TWI232564B (en) 2005-05-11
CN1264208C (zh) 2006-07-12
US20040063332A1 (en) 2004-04-01
KR20040031642A (ko) 2004-04-13
US6864119B2 (en) 2005-03-08
JP2004128337A (ja) 2004-04-22
CN1497689A (zh) 2004-05-19
KR100563502B1 (ko) 2006-03-28

Similar Documents

Publication Publication Date Title
CN1264208C (zh) 芯片在薄膜上的半导体器件的制造方法
CN1143373C (zh) 半导体装置及其制造方法、电路基板和电子装置
CN1110079C (zh) 电子元件装置
KR101843226B1 (ko) 이방성 도전 필름 및 그 제조 방법
CN1575096A (zh) 电子电路装置及其制造方法
US7655107B2 (en) Method for establishing anisotropic conductive connection and anisotropic conductive adhesive film
CN1135610C (zh) 各向异性导电膜和半导体芯片的安装方法以及半导体装置
CN1337145A (zh) 多层印刷电路板及其制造方法
CN1340851A (zh) 电子器件及其制造方法
CN1359256A (zh) 柔性布线板以及柔性布线板的制造方法
CN1697589A (zh) 印刷线路板用屏蔽薄膜及其制造方法
CN1663328A (zh) 电路基板装置及基板间的连接方法
CN1155997C (zh) 各向异性导电膜、半导体芯片的安装方法和半导体装置
JP2016136625A (ja) 接続体の製造方法、電子部品の接続方法、接続体
CN1294652C (zh) 半导体器件及其制造方法
CN1717965A (zh) 电子元件的安装方法
CN1612309A (zh) 半导体装置及其制造方法以及半导体装置的制造装置
JP4421081B2 (ja) パワーモジュールとその製造方法
CN1301048C (zh) 配线基板的制造方法
CN1268038C (zh) 成批式电连接片
CN113785027B (zh) 粘接剂组合物
JP2012178441A (ja) 接続構造体の製造方法及び接続構造体
JP2000174066A (ja) 半導体装置の実装方法
KR20140113416A (ko) 접속체의 제조 방법, 및 전자 부품의 접속 방법
JP4217951B2 (ja) 回路の接続方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20201009

Address after: 1437, Hangdu building, 1006 Huafu Road, Huahang community, Huaqiang North Street, Futian District, Shenzhen City, Guangdong Province

Patentee after: Shenzhen Tongrui Microelectronics Technology Co.,Ltd.

Address before: Osaka, Japan

Patentee before: Sharp Corp.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080813