CN1380660B - 控制电路和半导体存储器装置 - Google Patents
控制电路和半导体存储器装置 Download PDFInfo
- Publication number
- CN1380660B CN1380660B CN021031193A CN02103119A CN1380660B CN 1380660 B CN1380660 B CN 1380660B CN 021031193 A CN021031193 A CN 021031193A CN 02103119 A CN02103119 A CN 02103119A CN 1380660 B CN1380660 B CN 1380660B
- Authority
- CN
- China
- Prior art keywords
- signal
- circuit
- control
- wave filter
- produces
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40603—Arbitration, priority and concurrent access to memory cells for read/write or refresh operations
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
- G11C11/40615—Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Bus Control (AREA)
Abstract
Description
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001108747A JP3967559B2 (ja) | 2001-04-06 | 2001-04-06 | 制御回路及び半導体記憶装置 |
JP108747/2001 | 2001-04-06 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1380660A CN1380660A (zh) | 2002-11-20 |
CN1380660B true CN1380660B (zh) | 2012-02-01 |
Family
ID=18960826
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN021031193A Expired - Fee Related CN1380660B (zh) | 2001-04-06 | 2002-01-31 | 控制电路和半导体存储器装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US6577550B2 (zh) |
EP (2) | EP1248266B1 (zh) |
JP (1) | JP3967559B2 (zh) |
KR (1) | KR100675578B1 (zh) |
CN (1) | CN1380660B (zh) |
DE (2) | DE60211996T2 (zh) |
TW (1) | TW546666B (zh) |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3959341B2 (ja) * | 2002-02-18 | 2007-08-15 | 株式会社東芝 | 半導体集積回路装置 |
US6771554B1 (en) * | 2002-09-11 | 2004-08-03 | Nanoamp Soutions, Inc | Access delay test circuit for self-refreshing DRAM |
KR100574961B1 (ko) * | 2003-12-20 | 2006-05-02 | 삼성전자주식회사 | 입력버퍼 및 이를 구비하는 반도체 장치 |
US7167400B2 (en) * | 2004-06-22 | 2007-01-23 | Micron Technology, Inc. | Apparatus and method for improving dynamic refresh in a memory device |
JP4516483B2 (ja) * | 2005-06-07 | 2010-08-04 | 富士通セミコンダクター株式会社 | 半導体記憶装置及び情報処理システム |
JP4996191B2 (ja) * | 2006-10-02 | 2012-08-08 | 株式会社東芝 | 半導体記憶装置の制御方法 |
KR100863026B1 (ko) | 2007-08-10 | 2008-10-13 | 주식회사 하이닉스반도체 | 반도체 집적 회로의 신호 전송 장치 |
EP2433366B1 (en) * | 2009-05-19 | 2018-12-19 | Marvell World Trade Ltd. | Transmit architecture for wireless multi-mode applications |
KR200451841Y1 (ko) * | 2010-10-21 | 2011-01-14 | 김기홍 | 다기능 로우프 밴드 운동기구 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5640364A (en) * | 1994-12-23 | 1997-06-17 | Micron Technology, Inc. | Self-enabling pulse trapping circuit |
CN1270393A (zh) * | 1999-04-09 | 2000-10-18 | 株式会社东芝 | 动态型半导体储存装置和半导体集成电路装置 |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807196A (en) * | 1986-03-24 | 1989-02-21 | Nec Corporation | Refresh address counter test control circuit for dynamic random access memory system |
JPS63155494A (ja) * | 1986-12-19 | 1988-06-28 | Fujitsu Ltd | 擬似スタテイツクメモリ装置 |
US4933907A (en) * | 1987-12-03 | 1990-06-12 | Mitsubishi Denki Kabushiki Kaisha | Dynamic random access memory device and operating method therefor |
KR900019010A (ko) * | 1989-05-08 | 1990-12-22 | 와따나베 히로시 | 메모리 카트리지 및 메모리 제어방법 |
US5469559A (en) * | 1993-07-06 | 1995-11-21 | Dell Usa, L.P. | Method and apparatus for refreshing a selected portion of a dynamic random access memory |
JPH09167488A (ja) * | 1995-12-18 | 1997-06-24 | Mitsubishi Electric Corp | 半導体記憶装置 |
KR0167299B1 (ko) * | 1995-12-21 | 1999-02-01 | 문정환 | 메모리의 컬럼스위치 인에이블신호 발생회로 |
US6028804A (en) * | 1998-03-09 | 2000-02-22 | Monolithic System Technology, Inc. | Method and apparatus for 1-T SRAM compatible memory |
JP3778417B2 (ja) * | 2000-02-29 | 2006-05-24 | 富士通株式会社 | 半導体記憶装置 |
-
2001
- 2001-04-06 JP JP2001108747A patent/JP3967559B2/ja not_active Expired - Fee Related
-
2002
- 2002-01-03 US US10/034,308 patent/US6577550B2/en not_active Expired - Lifetime
- 2002-01-04 TW TW091100056A patent/TW546666B/zh not_active IP Right Cessation
- 2002-01-08 EP EP02250105A patent/EP1248266B1/en not_active Expired - Lifetime
- 2002-01-08 EP EP05026455A patent/EP1667162B1/en not_active Expired - Lifetime
- 2002-01-08 DE DE60211996T patent/DE60211996T2/de not_active Expired - Lifetime
- 2002-01-08 DE DE60222948T patent/DE60222948T2/de not_active Expired - Lifetime
- 2002-01-25 KR KR1020020004363A patent/KR100675578B1/ko not_active IP Right Cessation
- 2002-01-31 CN CN021031193A patent/CN1380660B/zh not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5640364A (en) * | 1994-12-23 | 1997-06-17 | Micron Technology, Inc. | Self-enabling pulse trapping circuit |
CN1270393A (zh) * | 1999-04-09 | 2000-10-18 | 株式会社东芝 | 动态型半导体储存装置和半导体集成电路装置 |
Non-Patent Citations (1)
Title |
---|
全文. |
Also Published As
Publication number | Publication date |
---|---|
EP1248266B1 (en) | 2006-06-07 |
JP2002304884A (ja) | 2002-10-18 |
TW546666B (en) | 2003-08-11 |
EP1667162B1 (en) | 2007-10-10 |
DE60222948D1 (de) | 2007-11-22 |
US6577550B2 (en) | 2003-06-10 |
EP1667162A1 (en) | 2006-06-07 |
US20020145929A1 (en) | 2002-10-10 |
EP1248266A3 (en) | 2004-06-23 |
EP1248266A2 (en) | 2002-10-09 |
DE60211996D1 (de) | 2006-07-20 |
DE60222948T2 (de) | 2008-01-24 |
JP3967559B2 (ja) | 2007-08-29 |
KR100675578B1 (ko) | 2007-02-01 |
KR20020077642A (ko) | 2002-10-12 |
DE60211996T2 (de) | 2006-10-19 |
CN1380660A (zh) | 2002-11-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5751656A (en) | Synchronous DRAM memory with asynchronous column decode | |
US5075886A (en) | Refresh control circuit of pseudo static random access memory and pseudo static random access memory apparatus | |
JP3280704B2 (ja) | 半導体記憶装置 | |
US7898900B2 (en) | Latency counter, semiconductor memory device including the same, and data processing system | |
US8611176B2 (en) | Counter circuit, latency counter, semiconductor memory device including the same, and data processing system | |
JP3177094B2 (ja) | 半導体記憶装置 | |
US6728157B2 (en) | Semiconductor memory | |
US6002615A (en) | Clock shift circuit and synchronous semiconductor memory device using the same | |
KR100901044B1 (ko) | 반도체 메모리 및 반도체 메모리의 동작 방법 | |
JP3226425B2 (ja) | 半導体記憶装置 | |
CN1380660B (zh) | 控制电路和半导体存储器装置 | |
US6259651B1 (en) | Method for generating a clock phase signal for controlling operation of a DRAM array | |
US8230140B2 (en) | Latency control circuit and method using queuing design method | |
JP2746222B2 (ja) | 半導体記憶装置 | |
US6320818B1 (en) | Semiconductor storage device, and method for generating timing of signal for activating internal circuit thereof | |
JP4266436B2 (ja) | 半導体記憶装置 | |
EP0836195B1 (en) | Video camera system and semiconductor image memory circuit applied to it | |
JPH1092175A (ja) | シンクロナスdramのcas信号発生器 | |
US7548465B2 (en) | Low current consumption semiconductor memory device | |
US5663912A (en) | Semiconductor memory device | |
US6744690B1 (en) | Asynchronous input data path technique for increasing speed and reducing latency in integrated circuit devices incorporating dynamic random access memory (DRAM) arrays and embedded DRAM | |
JPH07307090A (ja) | 半導体記憶装置 | |
US7307891B2 (en) | Fast memory circuits and methods | |
JPH0574166A (ja) | メモリ装置及びタイムベースコレクタ回路 | |
CN118072784A (zh) | 适应性产生列选择线信号的方法及电路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20081212 Address after: Tokyo, Japan Applicant after: Fujitsu Microelectronics Ltd. Address before: Kanagawa, Japan Applicant before: Fujitsu Ltd. |
|
ASS | Succession or assignment of patent right |
Owner name: FUJITSU MICROELECTRONICS CO., LTD. Free format text: FORMER OWNER: FUJITSU LIMITED Effective date: 20081212 |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SUOSI FUTURE CO., LTD. Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD. Effective date: 20150525 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TR01 | Transfer of patent right |
Effective date of registration: 20150525 Address after: Kanagawa Patentee after: Co., Ltd. Suo Si future Address before: Kanagawa Patentee before: Fujitsu Semiconductor Co., Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120201 Termination date: 20180131 |
|
CF01 | Termination of patent right due to non-payment of annual fee |