CN1200460C - 用于芯片模块的芯片载体及芯片模块的制造方法 - Google Patents

用于芯片模块的芯片载体及芯片模块的制造方法 Download PDF

Info

Publication number
CN1200460C
CN1200460C CNB00809974XA CN00809974A CN1200460C CN 1200460 C CN1200460 C CN 1200460C CN B00809974X A CNB00809974X A CN B00809974XA CN 00809974 A CN00809974 A CN 00809974A CN 1200460 C CN1200460 C CN 1200460C
Authority
CN
China
Prior art keywords
chip
bundle conductor
contact
carrier
carrier film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB00809974XA
Other languages
English (en)
Chinese (zh)
Other versions
CN1360736A (zh
Inventor
大卫·芬恩
曼弗雷德·里兹勒
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Linxens Holding SAS
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CN1360736A publication Critical patent/CN1360736A/zh
Application granted granted Critical
Publication of CN1200460C publication Critical patent/CN1200460C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745—Mounting details of integrated circuit chips
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/4985—Flexible insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64—Impedance arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19042—Component type being an inductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191—Disposition
    • H01L2924/19101—Disposition of discrete passive components
    • H01L2924/19106—Disposition of discrete passive components in a mirrored arrangement on two different side of a common die mounting substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Theoretical Computer Science (AREA)
  • Wire Bonding (AREA)
  • Credit Cards Or The Like (AREA)
  • Manufacturing Cores, Coils, And Magnets (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
CNB00809974XA 1999-05-05 2000-05-04 用于芯片模块的芯片载体及芯片模块的制造方法 Expired - Fee Related CN1200460C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE19920593A DE19920593B4 (de) 1999-05-05 1999-05-05 Chipträger für ein Chipmodul und Verfahren zur Herstellung des Chipmoduls
DE19920593.0 1999-05-05

Publications (2)

Publication Number Publication Date
CN1360736A CN1360736A (zh) 2002-07-24
CN1200460C true CN1200460C (zh) 2005-05-04

Family

ID=7907006

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB00809974XA Expired - Fee Related CN1200460C (zh) 1999-05-05 2000-05-04 用于芯片模块的芯片载体及芯片模块的制造方法

Country Status (9)

Country Link
US (1) US7105915B1 (ko)
EP (1) EP1177579A1 (ko)
JP (2) JP2002544671A (ko)
KR (1) KR100763572B1 (ko)
CN (1) CN1200460C (ko)
AU (1) AU5208000A (ko)
CA (1) CA2370878C (ko)
DE (1) DE19920593B4 (ko)
WO (1) WO2000068994A1 (ko)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10162037A1 (de) * 2000-12-18 2002-09-12 Cubit Electronics Gmbh Anordnung zur Aufnahme elektrischer Bausteine und kontaktloser Transponder
DE10151657C1 (de) * 2001-08-02 2003-02-06 Fraunhofer Ges Forschung Verfahren zur Montage eines Chips auf einem Substrat
US6859057B2 (en) * 2002-09-17 2005-02-22 Aehr Test Systems Die carrier
DE10358422B3 (de) * 2003-08-26 2005-04-28 Muehlbauer Ag Verfahren zur Herstellung von Modulbrücken
US20050129977A1 (en) * 2003-12-12 2005-06-16 General Electric Company Method and apparatus for forming patterned coated films
TWI288885B (en) * 2004-06-24 2007-10-21 Checkpoint Systems Inc Die attach area cut-on-fly method and apparatus
EP2014406A3 (de) * 2004-11-02 2010-06-02 HID Global GmbH Verlegevorrichtung, Kontaktiervorrichtung, Zustellsystem, Verlege- und Kontaktiereinheit Herstellungsanlage, Verfahren zur herstellung und eine Transpondereinheit
DE102005044306A1 (de) * 2005-09-16 2007-03-22 Polyic Gmbh & Co. Kg Elektronische Schaltung und Verfahren zur Herstellung einer solchen
US7546671B2 (en) 2006-09-26 2009-06-16 Micromechanic And Automation Technology Ltd. Method of forming an inlay substrate having an antenna wire
US8608080B2 (en) 2006-09-26 2013-12-17 Feinics Amatech Teoranta Inlays for security documents
US8286332B2 (en) 2006-09-26 2012-10-16 Hid Global Gmbh Method and apparatus for making a radio frequency inlay
US7581308B2 (en) 2007-01-01 2009-09-01 Advanced Microelectronic And Automation Technology Ltd. Methods of connecting an antenna to a transponder chip
US7979975B2 (en) 2007-04-10 2011-07-19 Feinics Amatech Teavanta Methods of connecting an antenna to a transponder chip
US7971339B2 (en) 2006-09-26 2011-07-05 Hid Global Gmbh Method and apparatus for making a radio frequency inlay
US8322624B2 (en) 2007-04-10 2012-12-04 Feinics Amatech Teoranta Smart card with switchable matching antenna
DE102006047388A1 (de) 2006-10-06 2008-04-17 Polyic Gmbh & Co. Kg Feldeffekttransistor sowie elektrische Schaltung
US7980477B2 (en) 2007-05-17 2011-07-19 Féinics Amatech Teoranta Dual interface inlays
ES2355682T3 (es) 2007-09-18 2011-03-30 Hid Global Ireland Teoranta Procedimiento para la unión de un conductor de cable dispuesto sobre un sustrato.
DE102008016274A1 (de) * 2008-03-28 2009-10-01 Smartrac Ip B.V. Chipträger für ein Transpondermodul sowie Transpondermodul
DE102009012255A1 (de) * 2009-03-07 2010-09-09 Michalk, Manfred, Dr. Schaltungsanordnung
DE102009056122A1 (de) * 2009-11-30 2011-06-01 Smartrac Ip B.V. Verfahren zur Kontaktierung eines Chips
DE102012200258A1 (de) * 2012-01-10 2013-07-11 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Verfahren zur herstellung eines chips
DE102012209328A1 (de) 2012-06-01 2013-12-05 3D-Micromac Ag Verfahren und Anlage zum Herstellen eines Mehrschichtelements sowie Mehrschichtelement

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3440027A (en) * 1966-06-22 1969-04-22 Frances Hugle Automated packaging of semiconductors
US3691628A (en) * 1969-10-31 1972-09-19 Gen Electric Method of fabricating composite integrated circuits
US3855693A (en) * 1973-04-18 1974-12-24 Honeywell Inf Systems Method for assembling microelectronic apparatus
US4125810A (en) * 1977-04-08 1978-11-14 Vari-L Company, Inc. Broadband high frequency baluns and mixer
US4151579A (en) * 1977-09-09 1979-04-24 Avx Corporation Chip capacitor device
JPH01217934A (ja) * 1988-02-26 1989-08-31 Hitachi Ltd キャリアテープ
US5122929A (en) * 1988-08-16 1992-06-16 Delco Electronics Corporation Method of achieving selective inhibition and control of adhesion in thick-film conductors
US5176853A (en) * 1988-08-16 1993-01-05 Delco Electronics Corporation Controlled adhesion conductor
FR2645680B1 (fr) 1989-04-07 1994-04-29 Thomson Microelectronics Sa Sg Encapsulation de modules electroniques et procede de fabrication
JPH03120746A (ja) * 1989-10-03 1991-05-22 Matsushita Electric Ind Co Ltd 半導体素子パッケージおよび半導体素子パッケージ搭載配線回路基板
FR2673041A1 (fr) * 1991-02-19 1992-08-21 Gemplus Card Int Procede de fabrication de micromodules de circuit integre et micromodule correspondant.
US5635751A (en) * 1991-09-05 1997-06-03 Mitsubishi Denki Kabushiki Kaisha High frequency transistor with reduced parasitic inductance
JP3241139B2 (ja) * 1993-02-04 2001-12-25 三菱電機株式会社 フィルムキャリア信号伝送線路
US5385785A (en) * 1993-08-27 1995-01-31 Tapeswitch Corporation Of America Apparatus and method for providing high temperature conductive-resistant coating, medium and articles
DE4416697A1 (de) 1994-05-11 1995-11-16 Giesecke & Devrient Gmbh Datenträger mit integriertem Schaltkreis
US5528222A (en) 1994-09-09 1996-06-18 International Business Machines Corporation Radio frequency circuit and memory in thin flexible package
US5977783A (en) * 1994-10-28 1999-11-02 Nitto Denko Corporation Multilayer probe for measuring electrical characteristics
JP3484554B2 (ja) * 1995-02-28 2004-01-06 日本テキサス・インスツルメンツ株式会社 半導体装置
DE19509999C2 (de) * 1995-03-22 1998-04-16 David Finn Verfahren und Vorrichtung zur Herstellung einer Transpondereinheit sowie Transpondereinheit
EP0742682B1 (en) * 1995-05-12 2005-02-23 STMicroelectronics, Inc. Low-profile socketed integrated circuit packaging system
US5681662A (en) * 1995-09-15 1997-10-28 Olin Corporation Copper alloy foils for flexible circuits
DE19541039B4 (de) * 1995-11-03 2006-03-16 Assa Abloy Identification Technology Group Ab Chip-Modul sowie Verfahren zu dessen Herstellung
DE19601203A1 (de) 1996-01-15 1997-03-20 Siemens Ag Datenträgerkarte und Verfahren zu deren Herstellung
US5847929A (en) * 1996-06-28 1998-12-08 International Business Machines Corporation Attaching heat sinks directly to flip chips and ceramic chip carriers
DE19639646A1 (de) * 1996-09-26 1998-04-02 Siemens Ag Trägerband und Verfahren zum Herstellen eines solchen Trägerbandes
TW480636B (en) * 1996-12-04 2002-03-21 Seiko Epson Corp Electronic component and semiconductor device, method for manufacturing and mounting thereof, and circuit board and electronic equipment
DE19651566B4 (de) * 1996-12-11 2006-09-07 Assa Abloy Identification Technology Group Ab Chip-Modul sowie Verfahren zu dessen Herstellung und eine Chip-Karte
FR2756955B1 (fr) 1996-12-11 1999-01-08 Schlumberger Ind Sa Procede de realisation d'un circuit electronique pour une carte a memoire sans contact
JPH113411A (ja) * 1997-06-13 1999-01-06 Hitachi Chem Co Ltd Ｉｃカード
US6040702A (en) * 1997-07-03 2000-03-21 Micron Technology, Inc. Carrier and system for testing bumped semiconductor components
US6057174A (en) * 1998-01-07 2000-05-02 Seiko Epson Corporation Semiconductor device, method of fabricating the same, and electronic apparatus
US6066512A (en) * 1998-01-12 2000-05-23 Seiko Epson Corporation Semiconductor device, method of fabricating the same, and electronic apparatus
US6815251B1 (en) * 1999-02-01 2004-11-09 Micron Technology, Inc. High density modularity for IC's

Also Published As

Publication number Publication date
JP2002544671A (ja) 2002-12-24
EP1177579A1 (de) 2002-02-06
KR100763572B1 (ko) 2007-10-04
JP5444261B2 (ja) 2014-03-19
DE19920593B4 (de) 2006-07-13
AU5208000A (en) 2000-11-21
DE19920593A1 (de) 2000-11-23
US7105915B1 (en) 2006-09-12
KR20020008400A (ko) 2002-01-30
WO2000068994A1 (de) 2000-11-16
CA2370878C (en) 2011-02-15
CA2370878A1 (en) 2000-11-16
CN1360736A (zh) 2002-07-24
JP2011101037A (ja) 2011-05-19

Similar Documents

Publication Publication Date Title
CN1200460C (zh) 用于芯片模块的芯片载体及芯片模块的制造方法
CN100346678C (zh) 具有增强载流量的多层电路板
CN101290930B (zh) 包含半导体芯片叠层的半导体器件及其制造方法
KR100689681B1 (ko) 필름기판 및 그 제조방법과 화상표시용 기판
CN1233334A (zh) 芯片卡－模块,包括芯片卡－模块的组合－芯片卡及其制造方法
CN1199132C (zh) 不导电的构成条带或者板的基体,其上形成有多个支撑元件
US5055076A (en) Electroluminescent panel and method of manufacturing the same
CN1213386C (zh) 便携式数据载体
US7582976B2 (en) Semiconductor device tape carrier, manufacturing method for semiconductor device, semiconductor device, and semiconductor module device
US6469371B2 (en) Non-contact type IC card and process for manufacturing same
CN1331820A (zh) 制造无触点芯片卡的方法
CN1555576A (zh) 电子标签及其制造方法
CN1604309A (zh) 生产多芯片模块的方法和多芯片模块
CN1374993A (zh) 电子标签组件及其方法
US20110133345A1 (en) Manufacturing method for electronic device
CN101310379A (zh) 半导体器件及其制造方法
US5734196A (en) Electronic packaging shaped beam lead fabrication
CN1443365A (zh) 具有集成电路的电子芯片组件及其制造方法
KR20230113491A (ko) 칩-기판 복합 반도체 디바이스를 포함하는 반도체 패키지
CN1172414A (zh) 一种印制线路板及其制造方法
US7821204B2 (en) Plasma display apparatus comprising connector
CN114402708B (zh) 电路板及其制造方法
CN114007337A (zh) 一种导电连接结构的制备方法
CN1716135A (zh) 电路原基板、电路基板模块的制造方法和电子时钟
CN116960069A (zh) 芯片封装组件以及芯片封装组件的制备方法

Legal Events

Date Code Title Description
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: SMARTRAC IP LTD.

Free format text: FORMER OWNER: D. FINN; M. RIETZLER

Effective date: 20080229

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20080229

Address after: Amsterdam

Patentee after: Smartrac IP B. V.

Address before: German - Wei feisen sunse

Patentee before: D. Finn

Patentee before: M. Rietzler

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20190621

Address after: Manst, France

Patentee after: LINXENS HOLDING

Address before: Amsterdam

Patentee before: Smartrac IP B. V.

CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20050504

Termination date: 20190504

CF01 Termination of patent right due to non-payment of annual fee