CN114068526A - 半导体功率器件 - Google Patents
半导体功率器件 Download PDFInfo
- Publication number
- CN114068526A CN114068526A CN202010763267.1A CN202010763267A CN114068526A CN 114068526 A CN114068526 A CN 114068526A CN 202010763267 A CN202010763267 A CN 202010763267A CN 114068526 A CN114068526 A CN 114068526A
- Authority
- CN
- China
- Prior art keywords
- width
- semiconductor power
- power device
- trench
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 49
- 239000000758 substrate Substances 0.000 claims abstract description 11
- 210000000746 body region Anatomy 0.000 claims abstract description 9
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 14
- 229920005591 polysilicon Polymers 0.000 claims description 14
- 239000007943 implant Substances 0.000 claims 1
- 230000010355 oscillation Effects 0.000 abstract description 9
- 239000003990 capacitor Substances 0.000 abstract description 6
- 239000000243 solution Substances 0.000 description 4
- 238000002513 implantation Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
- H01L29/0661—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body specially adapted for altering the breakdown voltage by removing semiconductor material at, or in the neighbourhood of, a reverse biased junction, e.g. by bevelling, moat etching, depletion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
- H01L29/7813—Vertical DMOS transistors, i.e. VDMOS transistors with trench gate electrode, e.g. UMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
- H01L29/0692—Surface layout
- H01L29/0696—Surface layout of cellular field-effect devices, e.g. multicellular DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1095—Body region, i.e. base region, of DMOS transistors or IGBTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/402—Field plates
- H01L29/407—Recessed field plates, e.g. trench field plates, buried field plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
本发明属于半导体功率器件技术领域,具体公开了一种半导体功率器件,包括:n型衬底;位于所述n型衬底之上的n型外延层;凹陷在所述n型外延层内的至少三个沟槽;位于相邻的所述沟槽之间的n型外延层部分为台面结构,所述台面结构的上部设有p型体区,所述p型体区内设有n型源区;所述台面结构中,包括至少一个下部宽度为第一宽度的台面结构和至少一个下部宽度为第二宽度的台面结构,所述第二宽度大于所述第一宽度。本发明的半导体功率器件具有缓变的电容,可以降低半导体功率器件在开关时的电压震荡。
Description
技术领域
本发明属于半导体功率器件技术领域,特别是涉及一种具有缓变电容的半导体功率器件。
背景技术
半导体功率器件包括n型衬底,位于n型衬底之上的n型外延层,凹陷在n型外延层内的若干个沟槽,位于相邻的沟槽之间的n型外延层部分为半导体功率器件的台面(mesa)结构。现有技术的半导体功率器件中的所有mesa结构的宽度都是相同的,半导体功率器件在开关时,mesa结构会在同一电压下被同时耗尽夹断,这使得电压震荡非常严重。
发明内容
有鉴于此,本发明的目的是提供一种半导体功率器件,以解决现有技术的半导体功率器件在开关时电压震荡严重的问题。
为达到本发明的上述目的,本发明提供了一种半导体功率器件,包括:
n型衬底;
位于所述n型衬底之上的n型外延层;
凹陷在所述n型外延层内的至少三个沟槽;
位于相邻的所述沟槽之间的n型外延层部分为台面结构,所述台面结构的上部设有p型体区,所述p型体区内设有n型源区;
所述台面结构中,包括至少一个下部宽度为第一宽度的台面结构和至少一个下部宽度为第二宽度的台面结构,所述第二宽度大于所述第一宽度。
可选的,所述下部宽度为第二宽度的台面结构的数量大于所述下部宽度为第一宽度的台面结构的数量。
可选的,位于所述下部宽度为第一宽度的台面结构的两侧的所述沟槽,至少有其中一个沟槽的底部设有位于所述n型外延层内的n型注入区。
可选的,所述沟槽内设有栅极,所述栅极通过栅氧化层与所述n型外延层隔离。
可选的,所述沟槽内还设有导电多晶硅,所述导电多晶硅通过绝缘介质层与所述n型外延层和所述栅极隔离。
可选的,所述栅极位于所述沟槽的上部,所述导电多晶硅位于所述沟槽的下部。
可选的,所述栅极位于所述沟槽的上部,所述导电多晶硅位于所述沟槽的下部并向上延伸至所述沟槽的上部内。
可选的,所述沟槽的上部的宽度大于所述沟槽的下部的宽度。
本发明的半导体功率器件具有至少两种不同下部宽度的mesa结构,即本发明的半导体功率器件具有缓变的电容,本发明的半导体功率器件在开关时,随着电压的增加,具有小的下部宽度的mesa结构会先被耗尽夹断,具有大的下部宽度的mesa结构后被耗尽夹断,这可以降低半导体功率器件在开关时的电压震荡;同时,通过在小的下部宽度的mesa结构的两侧的沟槽底部的n型外延层内形成n型注入区,可以进一步调节电容的缓变程度,从而能够进一步降低半导体功率器件在开关时的电压震荡。
附图说明
为了更加清楚地说明本发明示例性实施例的技术方案,下面对描述实施例中所需要用到的附图做一简单介绍。
图1是本发明提供的半导体功率器件的一个实施例的剖面结构示意图。
具体实施方式
以下将结合本发明实施例中的附图,通过具体方式,完整地描述本发明的技术方案。显然,所描述的实施例是本发明的一部分实施例,而不是全部的实施例。应当理解,本发明所使用的诸如“具有”、“包含”以及“包括”等术语并不配出一个或多个其它元件或其组合的存在或添加。同时,为清楚地说明本发明的具体实施方式,说明书附图中所列示意图,放大了本发明所述的层和区域的厚度,且所列图形大小并不代表实际尺寸。
图1是本发明提供的半导体功率器件的一个实施例的剖面结构示意图,如图1所示,本发明的半导体功率器件包括n型衬底20,n型衬底20用于形成半导体功率器件的n型漏区。位于n型衬底20之上的n型外延层21,凹陷在n型外延层21内的至少三个沟槽40,本发明图1所示实施例中仅示出了三个沟槽40结构。
位于相邻的沟槽40之间的n型外延层部分为半导体功率器件的台面(mesa)结构,在mesa结构的上部设有p型体区22,在p型体区22内设有n型源区23。本发明的半导体功率器件的mesa结构中,包括至少一个下部宽度为第一宽度AA的台面结构和至少一个下部宽度为第二宽度BB的台面结构,第二宽度BB大于第一宽度AA。保证本发明的半导体功率器件具有缓变的电容,本发明的半导体功率器件在开关时,随着电压的增加,具有小的下部宽度的mesa结构会先被耗尽夹断,具有大的下部宽度的mesa结构后被耗尽夹断,这可以降低半导体功率器件在开关时的电压震荡。
需要说明的是,本发明图1所示实施例中仅示出了三个沟槽40结构、一个下部宽度为第一宽度AA的台面结构和一个下部宽度为第二宽度BB的台面结构,可以理解的是,本发明实施例提供的半导体功率器件还可以包括更多个沟槽结构以及更多个台面结构,例如本发明实施例提供的半导体功率器件还可以包括下部宽度为第N宽度的台面结构(图中未示出),N>2且N为整数,并且第N宽度可以与第一宽度和第二宽度不同,如此可以进一步调节电容的缓变程度,进一步降低半导体功率器件在开关时的电压震荡。
可选的,下部宽度为第二宽度BB的台面结构的数量大于下部宽度为第一宽度AA的台面结构的数量,如此可以进一步调节电容的缓变程度,保证半导体功率器件的电容变化更加平缓,进一步降低半导体功率器件在开关时的电压震荡。
位于下部宽度为第一宽度AA的台面结构的两侧的两个沟槽40,至少有其中一个沟槽40的底部设有位于n型外延层21内的n型注入区,图1所示实施例中仅示出了在下部宽度为第一宽度AA的台面结构的左侧的沟槽40底部的n型外延层21内形成有n型注入区31的结构,如此可以进一步调节电容的缓变程度,保证半导体功率器件的电容变化更加平缓,从而能够进一步降低半导体功率器件在开关时的电压震荡。
在沟槽40内设有栅极25,栅极25通过栅氧化层24与n型外延层21隔离,栅极25通常通过栅极电压来控制位于p型体区22内的电流沟道的开启和关断。沟槽40内还设有导电多晶硅27,导电多晶硅27通过绝缘介质层26与n型外延层21隔离,导电多晶硅27通过栅氧化层24与栅极25隔离,导电多晶硅27通常外接源极电压。
图1所示实施例中,栅极25位于沟槽40的上部,导电多晶硅27位于沟槽40的下部,由此本发明为上下栅结构的半导体功率器件。
可选的,栅极可以位于沟槽的上部,导电多晶硅位于沟槽的下部并向上延伸至沟槽的上部内,由此本发明为左右栅结构的半导体功率器件,同时,在左右栅结构的半导体功率器件中,导电多晶硅可以通过栅氧化层与栅极隔离,也可以通过绝缘介质层与栅极隔离,本发明实施例对此不作限定。
进一步的,在左右栅结构的半导体功率器件中,沟槽上部的宽度可以大于沟槽下部的宽度,该结构在本发明实施例中不再具体展示。需要说明的是,在上下栅结构的半导体功率器件中,沟槽上部的宽度同样可以大于沟槽下部的宽度,该结构在本发明实施例中不再具体展示。
以上具体实施方式及实施例是对本发明技术思想的具体支持,不能以此限定本发明的保护范围,凡是按照本发明提出的技术思想,在本技术方案基础上所做的任何等同变化或等效的改动,均仍属于本发明技术方案保护的范围。
Claims (8)
1.半导体功率器件,其特征在于,包括:
n型衬底;
位于所述n型衬底之上的n型外延层;
凹陷在所述n型外延层内的至少三个沟槽;
位于相邻的所述沟槽之间的n型外延层部分为台面结构,所述台面结构的上部设有p型体区,所述p型体区内设有n型源区;
所述台面结构中,包括至少一个下部宽度为第一宽度的台面结构和至少一个下部宽度为第二宽度的台面结构,所述第二宽度大于所述第一宽度。
2.如权利要求1所述的半导体功率器件,其特征在于,所述下部宽度为第二宽度的台面结构的数量大于所述下部宽度为第一宽度的台面结构的数量。
3.如权利要求1所述的半导体功率器件,其特征在于,位于所述下部宽度为第一宽度的台面结构的两侧的所述沟槽,至少有其中一个沟槽的底部设有位于所述n型外延层内的n型注入区。
4.如权利要求1所述的半导体功率器件,其特征在于,所述沟槽内设有栅极,所述栅极通过栅氧化层与所述n型外延层隔离。
5.如权利要求4所述的半导体功率器件,其特征在于,所述沟槽内还设有导电多晶硅,所述导电多晶硅通过绝缘介质层与所述n型外延层和所述栅极隔离。
6.如权利要求5所述的半导体功率器件,其特征在于,所述栅极位于所述沟槽的上部,所述导电多晶硅位于所述沟槽的下部。
7.如权利要求5所述的半导体功率器件,其特征在于,所述栅极位于所述沟槽的上部,所述导电多晶硅位于所述沟槽的下部并向上延伸至所述沟槽的上部内。
8.如权利要求1所述的半导体功率器件,其特征在于,所述沟槽的上部的宽度大于所述沟槽的下部的宽度。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010763267.1A CN114068526A (zh) | 2020-07-31 | 2020-07-31 | 半导体功率器件 |
US17/440,557 US12094929B2 (en) | 2020-07-31 | 2020-09-28 | Semiconductor power device |
JP2021576566A JP7348677B2 (ja) | 2020-07-31 | 2020-09-28 | 半導体パワーデバイス |
KR1020217042593A KR102586617B1 (ko) | 2020-07-31 | 2020-09-28 | 반도체 전력소자 |
DE112020001046.5T DE112020001046T5 (de) | 2020-07-31 | 2020-09-28 | Halbleiterleistungsvorrichtung |
PCT/CN2020/118240 WO2022021593A1 (zh) | 2020-07-31 | 2020-09-28 | 半导体功率器件 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202010763267.1A CN114068526A (zh) | 2020-07-31 | 2020-07-31 | 半导体功率器件 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114068526A true CN114068526A (zh) | 2022-02-18 |
Family
ID=80037073
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202010763267.1A Pending CN114068526A (zh) | 2020-07-31 | 2020-07-31 | 半导体功率器件 |
Country Status (6)
Country | Link |
---|---|
US (1) | US12094929B2 (zh) |
JP (1) | JP7348677B2 (zh) |
KR (1) | KR102586617B1 (zh) |
CN (1) | CN114068526A (zh) |
DE (1) | DE112020001046T5 (zh) |
WO (1) | WO2022021593A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114582965B (zh) * | 2022-05-06 | 2022-07-19 | 南京微盟电子有限公司 | 一种低开关损耗功率器件结构及其制造方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080087949A1 (en) * | 2006-10-17 | 2008-04-17 | Nec Electronics Corporation | Semiconductor device and method of manufacturing the same |
CN103632964A (zh) * | 2012-08-21 | 2014-03-12 | 深圳市力振半导体有限公司 | 一种制备沟槽半导体功率器件的方法 |
CN104952928A (zh) * | 2015-04-30 | 2015-09-30 | 苏州东微半导体有限公司 | 一种栅漏电容缓变的超结功率器件及其制造方法 |
CN105280640A (zh) * | 2014-07-15 | 2016-01-27 | 英飞凌科技奥地利有限公司 | 包括多个晶体管单元的半导体器件与制造方法 |
CN107123674A (zh) * | 2016-02-25 | 2017-09-01 | 苏州东微半导体有限公司 | 一种半导体超结功率器件 |
CN107403839A (zh) * | 2017-07-25 | 2017-11-28 | 无锡新洁能股份有限公司 | 适用于深沟槽的功率半导体器件结构及制造方法 |
JP6536377B2 (ja) * | 2015-11-24 | 2019-07-03 | 株式会社豊田自動織機 | 半導体装置 |
CN111326585A (zh) * | 2018-12-17 | 2020-06-23 | 苏州东微半导体有限公司 | 半导体超结功率器件 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10214151B4 (de) | 2002-03-28 | 2007-04-05 | Infineon Technologies Ag | Halbleiterbauelement mit erhöhter Durchbruchspannung im Randbereich |
JP2014187141A (ja) * | 2013-03-22 | 2014-10-02 | Toshiba Corp | 半導体装置 |
US9461164B2 (en) | 2013-09-16 | 2016-10-04 | Infineon Technologies Ag | Semiconductor device and method of manufacturing the same |
JP7061954B2 (ja) * | 2018-11-07 | 2022-05-02 | 三菱電機株式会社 | 半導体装置 |
-
2020
- 2020-07-31 CN CN202010763267.1A patent/CN114068526A/zh active Pending
- 2020-09-28 KR KR1020217042593A patent/KR102586617B1/ko active IP Right Grant
- 2020-09-28 DE DE112020001046.5T patent/DE112020001046T5/de active Pending
- 2020-09-28 WO PCT/CN2020/118240 patent/WO2022021593A1/zh active Application Filing
- 2020-09-28 JP JP2021576566A patent/JP7348677B2/ja active Active
- 2020-09-28 US US17/440,557 patent/US12094929B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080087949A1 (en) * | 2006-10-17 | 2008-04-17 | Nec Electronics Corporation | Semiconductor device and method of manufacturing the same |
CN103632964A (zh) * | 2012-08-21 | 2014-03-12 | 深圳市力振半导体有限公司 | 一种制备沟槽半导体功率器件的方法 |
CN105280640A (zh) * | 2014-07-15 | 2016-01-27 | 英飞凌科技奥地利有限公司 | 包括多个晶体管单元的半导体器件与制造方法 |
CN104952928A (zh) * | 2015-04-30 | 2015-09-30 | 苏州东微半导体有限公司 | 一种栅漏电容缓变的超结功率器件及其制造方法 |
JP6536377B2 (ja) * | 2015-11-24 | 2019-07-03 | 株式会社豊田自動織機 | 半導体装置 |
CN107123674A (zh) * | 2016-02-25 | 2017-09-01 | 苏州东微半导体有限公司 | 一种半导体超结功率器件 |
CN107403839A (zh) * | 2017-07-25 | 2017-11-28 | 无锡新洁能股份有限公司 | 适用于深沟槽的功率半导体器件结构及制造方法 |
CN111326585A (zh) * | 2018-12-17 | 2020-06-23 | 苏州东微半导体有限公司 | 半导体超结功率器件 |
Also Published As
Publication number | Publication date |
---|---|
KR102586617B1 (ko) | 2023-10-11 |
JP2022545764A (ja) | 2022-10-31 |
DE112020001046T5 (de) | 2022-03-24 |
KR20220016144A (ko) | 2022-02-08 |
JP7348677B2 (ja) | 2023-09-21 |
US20230154981A1 (en) | 2023-05-18 |
US12094929B2 (en) | 2024-09-17 |
WO2022021593A1 (zh) | 2022-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105280711B (zh) | 电荷补偿结构及用于其的制造 | |
US7795638B2 (en) | Semiconductor device with a U-shape drift region | |
US5883413A (en) | Lateral high-voltage DMOS transistor with drain zone charge draining | |
US9048282B2 (en) | Dual-gate trench IGBT with buried floating P-type shield | |
KR101900843B1 (ko) | 감소된 온-저항을 가지는 트렌치 전력 mosfet | |
US9666666B2 (en) | Dual-gate trench IGBT with buried floating P-type shield | |
US10861965B2 (en) | Power MOSFET with an integrated pseudo-Schottky diode in source contact trench | |
US8704292B2 (en) | Vertical capacitive depletion field effect transistor | |
KR20080034003A (ko) | 반도체 소자 및 전력 트랜지스터 | |
US8829584B2 (en) | Semiconductor device with a dynamic gate-drain capacitance | |
US20220328618A1 (en) | Semiconductor power device | |
US20220157959A1 (en) | Semiconductor power devices having multiple gate trenches and methods of forming such devices | |
WO2018213178A1 (en) | Semiconductor device layout and method for forming same | |
CN114582863A (zh) | 沟槽栅功率器件 | |
CN114068526A (zh) | 半导体功率器件 | |
KR101786668B1 (ko) | 반도체 소자 및 그 제조 방법 | |
CN108305893B (zh) | 半导体装置 | |
CN113097297A (zh) | 功率器件结构及制作方法 | |
CN112909091A (zh) | 横向双扩散晶体管及其制造方法 | |
CN105633155A (zh) | 一种金属-氧化物半导体场效应晶体管的结构和制造方法 | |
CN220172134U (zh) | 一种具有jbs晶胞结构的碳化硅半导体器件 | |
JP3649056B2 (ja) | 半導体装置 | |
CN108962890B (zh) | 集成半导体器件 | |
JP2009135224A (ja) | 絶縁ゲートバイポーラトランジスタ | |
KR20180005004A (ko) | 반도체 소자 및 그 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20220218 |