CN111599919B - 半导体装置及其制造方法 - Google Patents

半导体装置及其制造方法 Download PDF

Info

Publication number
CN111599919B
CN111599919B CN201910670593.5A CN201910670593A CN111599919B CN 111599919 B CN111599919 B CN 111599919B CN 201910670593 A CN201910670593 A CN 201910670593A CN 111599919 B CN111599919 B CN 111599919B
Authority
CN
China
Prior art keywords
substance
oxide
interface layer
layer
lower electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910670593.5A
Other languages
English (en)
Chinese (zh)
Other versions
CN111599919A (zh
Inventor
金有珍
吉德信
安致鸿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SK Hynix Inc
Original Assignee
SK Hynix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SK Hynix Inc filed Critical SK Hynix Inc
Publication of CN111599919A publication Critical patent/CN111599919A/zh
Application granted granted Critical
Publication of CN111599919B publication Critical patent/CN111599919B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/75Electrodes comprising two or more layers, e.g. comprising a barrier layer and a metal layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/7685Barrier, adhesion or liner layers the layer covering a conductive structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841Barrier, adhesion or liner layers
    • H01L21/7687Thin films associated with contacts of capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76897Formation of self-aligned vias or contact plugs, i.e. involving a lithographically uncritical step
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • H01L28/91Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by depositing layers, e.g. by depositing alternating conductive and insulating layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • H01L28/82Electrodes with an enlarged surface, e.g. formed by texturisation
    • H01L28/90Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions
    • H01L28/92Electrodes with an enlarged surface, e.g. formed by texturisation having vertical extensions made by patterning layers, e.g. by etching conductive layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
CN201910670593.5A 2019-02-20 2019-07-24 半导体装置及其制造方法 Active CN111599919B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020190019930A KR102633069B1 (ko) 2019-02-20 2019-02-20 반도체장치 및 그 제조 방법
KR10-2019-0019930 2019-02-20

Publications (2)

Publication Number Publication Date
CN111599919A CN111599919A (zh) 2020-08-28
CN111599919B true CN111599919B (zh) 2023-08-29

Family

ID=72181417

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910670593.5A Active CN111599919B (zh) 2019-02-20 2019-07-24 半导体装置及其制造方法

Country Status (2)

Country Link
KR (1) KR102633069B1 (ko)
CN (1) CN111599919B (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102668685B1 (ko) * 2020-03-20 2024-05-24 에스케이하이닉스 주식회사 반도체장치 및 그 제조 방법

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6600183B1 (en) * 1997-07-01 2003-07-29 Texas Instruments Incorporated Integrated circuit capacitor and memory
TW200404362A (en) * 2002-09-12 2004-03-16 Mitsubishi Electric Corp Semiconductor device
CN108630686A (zh) * 2017-03-17 2018-10-09 爱思开海力士有限公司 半导体器件及其制造方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100722772B1 (ko) * 2006-05-03 2007-05-30 삼성전자주식회사 박막 구조물 및 이의 박막 구조물 형성 방법과, 커패시터및 이의 커패시터 형성 방법
KR20140016663A (ko) * 2012-07-30 2014-02-10 에스케이하이닉스 주식회사 반도체 소자 및 그 제조방법
KR102368099B1 (ko) * 2015-06-25 2022-02-25 삼성전자주식회사 커패시터 및 이를 포함하는 반도체 장치

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6600183B1 (en) * 1997-07-01 2003-07-29 Texas Instruments Incorporated Integrated circuit capacitor and memory
TW200404362A (en) * 2002-09-12 2004-03-16 Mitsubishi Electric Corp Semiconductor device
CN108630686A (zh) * 2017-03-17 2018-10-09 爱思开海力士有限公司 半导体器件及其制造方法

Also Published As

Publication number Publication date
CN111599919A (zh) 2020-08-28
KR102633069B1 (ko) 2024-02-05
KR20200101716A (ko) 2020-08-28

Similar Documents

Publication Publication Date Title
CN108630686B (zh) 半导体器件及其制造方法
CN111384240B (zh) 半导体器件及其制造方法
JP6943922B2 (ja) 半導体メモリ素子
KR20160044141A (ko) 캐패시터를 포함하는 반도체 장치 및 그의 제조 방법
US11929207B2 (en) Semiconductor device and method for fabricating the same
CN113764263A (zh) 使用硬掩模的半导体器件及其制造方法
US11456352B2 (en) Semiconductor device and method for fabricating the same
KR20050001832A (ko) 커패시터를 구비하는 반도체 소자 및 그 형성 방법
KR20100089522A (ko) 커패시터 및 그 제조 방법.
US20110024874A1 (en) Semiconductor device having a 3d capacitor and method for manufacturing the same
CN111599919B (zh) 半导体装置及其制造方法
US20170170185A1 (en) Method of fabricating a semiconductor device
KR19980040642A (ko) 반도체 메모리 소자의 커패시터 제조 방법
CN114725070A (zh) 半导体器件及其制造方法
JP3906215B2 (ja) 半導体装置
KR100799127B1 (ko) 반구형 그레인이 형성된 기둥 형태의 하부전극을 구비한캐패시터 및 그의 제조 방법
US11864370B2 (en) Method for fabricating semiconductor device
US20220359643A1 (en) Semiconductor device and method for fabricating the same
US20240206154A1 (en) Semiconductor device and method for fabricating the same
KR20040051070A (ko) 금속 스토리지 노드를 갖는 반도체 소자의 제조방법
CN115472743A (zh) 半导体器件及其制造方法
CN116390476A (zh) 半导体器件及其制造方法
KR20080098823A (ko) 반도체 소자 제조 방법

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant