CN111063664A - 一种模块化多芯片封装结构及其封装方法 - Google Patents

一种模块化多芯片封装结构及其封装方法 Download PDF

Info

Publication number
CN111063664A
CN111063664A CN201911377957.7A CN201911377957A CN111063664A CN 111063664 A CN111063664 A CN 111063664A CN 201911377957 A CN201911377957 A CN 201911377957A CN 111063664 A CN111063664 A CN 111063664A
Authority
CN
China
Prior art keywords
packaging
substrate
chip
wiring
chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201911377957.7A
Other languages
English (en)
Other versions
CN111063664B (zh
Inventor
董晨
马晓建
杨巧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huatian Technology Nanjing Co Ltd
Original Assignee
Huatian Technology Xian Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huatian Technology Xian Co Ltd filed Critical Huatian Technology Xian Co Ltd
Priority to CN201911377957.7A priority Critical patent/CN111063664B/zh
Publication of CN111063664A publication Critical patent/CN111063664A/zh
Application granted granted Critical
Publication of CN111063664B publication Critical patent/CN111063664B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
    • H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
    • H01L2224/241—Disposition
    • H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/24145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Geometry (AREA)
  • Wire Bonding (AREA)

Abstract

本发明公开了一种模块化多芯片封装结构及其封装方法，在基板上的阵列多个封装单元，采用呈阶梯堆叠的多个芯片形成的封装单元，呈阶梯堆叠的芯片的引线端位于台阶表面，多个芯片的引线端通过芯片布线连接，芯片无需打线，减小了芯片的封装体积，避免了电性能在wirebond线上的损失，将多个芯片引线端一侧台阶表面通过第一塑封体塑封，第一塑封体底部设有与芯片布线连接的蚀刻线路，在基板上布设有连接布线，第一塑封体底部的蚀刻线路与基板上的连接布线连接，最后通过第二塑封体塑将多个封装单元封于基板上，塑封后芯片竖直设置于基板上，将独立的模块封装在一起可以将不同功能集成在一起，很好的打破了传统多芯片封装的限制，结构简单，连接稳定。

Description

一种模块化多芯片封装结构及其封装方法
【技术领域】
本发明属于存储芯片封装技术领域，具体涉及一种模块化多芯片封装结构及其封装方法。
【背景技术】
随着半导体封装行业的发展，存储类产品封装已经使用一种多芯片堆叠技术，以提供封装具有更大的储存或执行数据的容量，然而，传统多芯片堆叠封装一般将芯片以台阶状逐层堆叠的方式叠加来实现扩容，各层芯片直接通过wire bond打线实现互联，该方式一般需要芯片减薄厚度较薄，且打线悬空，这容易造成芯片裂片，且较长的wirebond打线也会使电性能有所损失。因此，对于这种封装方式而言，更高的集成度和可靠性显得至关重要。
【发明内容】
本发明的目的在于克服上述现有技术的缺点，提供一种模块化多芯片封装结构及其封装方法。
为达到上述目的，本发明采用以下技术方案予以实现：
一种模块化多芯片封装结构，包括基板和阵列于基板上的多个封装单元，封装单元包括多个呈阶梯堆叠的芯片，呈阶梯堆叠的芯片的引线端位于台阶表面，多个芯片的引线端通过芯片布线连接，多个芯片引线端一侧台阶表面通过第一塑封体塑封，第一塑封体底部设有与芯片布线连接的蚀刻线路；基板上布设有连接布线，第一塑封体底部的蚀刻线路与基板上的连接布线连接，多个封装单元通过第二塑封体塑封于基板上，塑封后芯片竖直设置于基板上。
进一步的，相邻两个芯片之间通过粘片胶膜连接。
进一步的，第一塑封体底部的蚀刻线路与基板上的连接布线通过锡球连接。
进一步的，基板上设有过孔，基板上端设置用于与封装单元电连接的布线，基板下端面设有连接布线，基板下端的连接布线与基板上端的布线通过过孔内导电体连通。
一种模块化多芯片封装结构的封装方法，包括以下步骤：
步骤1)、将多个芯片呈阶梯状依次堆叠，使芯片接线端位于阶梯上表面；
步骤2)、通过芯片布线连接阶梯表面的接线端；
步骤3)、通过第一塑封体将呈阶梯状依次堆叠的芯片塑封，然后将芯片布线引至沿芯片长度方向的第一塑封体一侧表面形成封装单元；
步骤4)、将多个封装单元表面的芯片布线与基板上端布线电连接，最后通过第二塑封体将多个封装单元与基板塑封后形成多芯片封装结构。
进一步的，相邻两个芯片通过粘片胶膜粘黏连接，多个芯片堆叠时水平放置。
进一步的，在形成的封装单元的第一塑封体一侧表面刻蚀布线与芯片布线连通。
进一步的，将多个封装单元表面的芯片布线与基板上端布线电连接时，芯片竖直设置于基板上。
进一步的，封装单元与基板上端通过锡球连接。
与现有技术相比，本发明具有以下有益效果：
本发明一种模块化多芯片封装结构，在基板上的阵列多个封装单元，采用呈阶梯堆叠的多个芯片形成的封装单元，呈阶梯堆叠的芯片的引线端位于台阶表面，多个芯片的引线端通过芯片布线连接，芯片无需打线，减小了芯片的封装体积，避免了电性能在wirebond线上的损失，将多个芯片引线端一侧台阶表面通过第一塑封体塑封，第一塑封体底部设有与芯片布线连接的蚀刻线路，在基板上布设有连接布线，第一塑封体底部的蚀刻线路与基板上的连接布线连接，最后通过第二塑封体塑将多个封装单元封于基板上，塑封后芯片竖直设置于基板上，将独立的模块封装在一起可以将不同功能集成在一起，很好的打破了传统多芯片封装的限制，结构简单，连接稳定；多芯片堆叠垂直放置，降低了芯片由于悬空、承重过大而可能产生的裂片风险，同时，通过第二塑封体将多个封装单元与基板塑封起到了二次保护的作用，提高了产品可靠性。
进一步的，相邻两个芯片之间通过粘片胶膜连接，连接稳定，连接体积小。
本发明一种多芯片堆叠封装结构的封装方法，通过多芯片正面通过焊接与重布线路层的每一个接口进行电性连接，减小了电性损失，无冲线风险，且芯片堆叠数量与塑封厚度灵活可调。
【附图说明】
图1为本发明的结构示意图。
图2为本发明封装单元结构示意图。
图3为本发明第一次塑封后底部植球结构示意图。
图4为本发明呈阶梯状依次堆叠的芯片结构示意图。
图5为本发明呈阶梯状依次堆叠的芯片通过芯片布线连接后结构示意图。
其中：1：基板，2：锡球，3：芯片布线，4：芯片，5：粘片胶膜(DAF)，6：第一塑封体，7：第二塑封体，8：过孔，9：连接布线。
【具体实施方式】
下面结合附图对本发明做进一步详细描述：
参见图1至图5所示，一种模块化多芯片封装结构，包括基板1和阵列于基板1上的多个封装单元，封装单元包括多个呈阶梯堆叠的芯片4，多个芯片4的引线端通过芯片布线3连接，多个芯片4引线端一侧台阶表面通过第一塑封体6塑封，第一塑封体6底部设有与芯片布线3连接的蚀刻线路；基板1上布设有连接布线，第一塑封体6底部的蚀刻线路与基板1上的连接布线连接，塑封后芯片4竖直设置于基板1上，多个封装单元通过第二塑封体7塑封于基板1上。呈阶梯堆叠的芯片4的引线端位于台阶表面，通过在呈阶梯堆叠的芯片4的台阶表面通过芯片布线3实现各芯片的连通，连接稳定，各芯片4之间连接空间小，且各芯片4之间没有空间，避免了芯片裂片的风险。
相邻两个芯片4之间通过粘片胶膜连接，连接稳定，连接体积小。
第一塑封体6底部的蚀刻线路与基板1上的连接布线通过锡球2连接。
基板1上设有过孔8，基板1上端设置用于与封装单元电连接的布线，基板1下端面设有连接布线9，基板1下端的连接布线9与基板1上端的布线通过过孔8内导电体连通。
一种模块化多芯片封装结构封装方法，包括以下步骤：
步骤1)、将多个芯片4呈阶梯状依次堆叠，使芯片4接线端位于阶梯上表面；如图4所示，相邻两个芯片4通过粘片胶膜5粘黏连接，多个芯片4堆叠时水平放置，确保相邻两个芯片4粘黏连接稳定；
步骤2)、通过芯片布线3连接阶梯表面的接线端，形成芯片4连接结构，如图5所示；
步骤3)、通过第一塑封体6将4呈阶梯状依次堆叠的芯片4塑封，然后将芯片布线3引至沿芯片4长度方向的第一塑封体6一侧表面形成封装单元；在形成的封装单元的第一塑封体6一侧表面刻蚀布线与芯片布线3连通，通过植球形成与基本连接的锡球2；
将芯片布线3引至沿芯片4长度方向的第一塑封体6一侧表面即将芯片布线3引至最终成型后的封装单元底部；
步骤4)、将多个封装单元表面的芯片布线3与基板1上端布线电连接，最后通过第二塑封体将多个封装单元与基板1塑封后形成多芯片封装结构。
本申请将多个芯片4呈阶梯状依次堆叠，使芯片4接线端位于阶梯上表面，大大降低了传输过程中的电性损失。
多芯片堆叠垂直放置，降低了芯片由于悬空、承重过大而可能产生的裂片风险，同时，通过第二塑封体将多个封装单元与基板1塑封起到了二次保护的作用，提高了产品可靠性。多模块并列垂直于基板放置，使得整体结构平衡性更好，对进一步提高产品封装可靠性大有裨益。模块化设计可以灵活用于产品的扩容，提高产片集成度。不同模块封装更有利于产品实现多功能化。
以上所述仅为本发明的较佳实施例而已，并不用以限制本发明，凡在本发明的精神和原则之内，所作的任何修改、等同替换、改进等，均应包含在本发明的保护范围之内。

Claims (9)

1.一种模块化多芯片封装结构，其特征在于，包括基板(1)和阵列于基板(1)上的多个封装单元，封装单元包括多个呈阶梯堆叠的芯片(4)，呈阶梯堆叠的芯片(4)的引线端位于台阶表面，多个芯片(4)的引线端通过芯片布线(3)连接，多个芯片(4)引线端一侧台阶表面通过第一塑封体(6)塑封，第一塑封体(6)底部设有与芯片布线(3)连接的蚀刻线路；基板(1)上布设有连接布线，第一塑封体(6)底部的蚀刻线路与基板(1)上的连接布线连接，多个封装单元通过第二塑封体(7)塑封于基板(1)上，塑封后芯片(4)竖直设置于基板(1)上。
2.根据权利要求1所述一种模块化多芯片封装结构，其特征在于，相邻两个芯片(4)之间通过粘片胶膜连接。
3.根据权利要求1所述一种模块化多芯片封装结构，其特征在于，第一塑封体(6)底部的蚀刻线路与基板(1)上的连接布线通过锡球(2)连接。
4.根据权利要求1所述一种模块化多芯片封装结构，其特征在于，基板(1)上设有过孔(8)，基板(1)上端设置用于与封装单元电连接的布线，基板(1)下端面设有连接布线(9)，基板(1)下端的连接布线(9)与基板(1)上端的布线通过过孔(8)内导电体连通。
5.一种模块化多芯片封装结构的封装方法，其特征在于，包括以下步骤：
步骤1)、将多个芯片(4)呈阶梯状依次堆叠，使芯片(4)接线端位于阶梯上表面；
步骤2)、通过芯片布线(3)连接阶梯表面的接线端；
步骤3)、通过第一塑封体(6)将(4)呈阶梯状依次堆叠的芯片(4)塑封，然后将芯片布线(3)引至沿芯片(4)长度方向的第一塑封体(6)一侧表面形成封装单元；
步骤4)、将多个封装单元表面的芯片布线(3)与基板(1)上端布线电连接，最后通过第二塑封体(7)将多个封装单元与基板(1)塑封后形成多芯片封装结构。
6.根据权利要求5所述一种模块化多芯片封装结构的封装方法，其特征在于，相邻两个芯片(4)通过粘片胶膜(5)粘黏连接，多个芯片(4)堆叠时水平放置。
7.根据权利要求5所述一种模块化多芯片封装结构的封装方法，其特征在于，在形成的封装单元的第一塑封体(6)一侧表面刻蚀布线与芯片布线(3)连通。
8.根据权利要求5所述一种模块化多芯片封装结构的封装方法，其特征在于，将多个封装单元表面的芯片布线(3)与基板(1)上端布线电连接时，芯片(4)竖直设置于基板(1)上。
9.根据权利要求5所述一种模块化多芯片封装结构的封装方法，其特征在于，封装单元与基板(1)上端通过锡球(2)连接。
CN201911377957.7A 2019-12-27 2019-12-27 一种模块化多芯片封装结构及其封装方法 Active CN111063664B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911377957.7A CN111063664B (zh) 2019-12-27 2019-12-27 一种模块化多芯片封装结构及其封装方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911377957.7A CN111063664B (zh) 2019-12-27 2019-12-27 一种模块化多芯片封装结构及其封装方法

Publications (2)

Publication Number Publication Date
CN111063664A true CN111063664A (zh) 2020-04-24
CN111063664B CN111063664B (zh) 2021-06-29

Family

ID=70304111

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911377957.7A Active CN111063664B (zh) 2019-12-27 2019-12-27 一种模块化多芯片封装结构及其封装方法

Country Status (1)

Country Link
CN (1) CN111063664B (zh)

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102194805A (zh) * 2010-03-18 2011-09-21 海力士半导体有限公司 具有堆叠芯片的半导体封装及其制造方法
US9490195B1 (en) * 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9508691B1 (en) * 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US20170294410A1 (en) * 2016-04-11 2017-10-12 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US20180040589A1 (en) * 2016-08-03 2018-02-08 Invensas Corporation Microelectronic packages and assemblies with repeaters
CN108933109A (zh) * 2017-05-27 2018-12-04 晟碟信息科技（上海）有限公司 成角度的裸芯的半导体器件
CN108962881A (zh) * 2018-07-03 2018-12-07 华进半导体封装先导技术研发中心有限公司 堆叠封装结构

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102194805A (zh) * 2010-03-18 2011-09-21 海力士半导体有限公司 具有堆叠芯片的半导体封装及其制造方法
US9490195B1 (en) * 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9508691B1 (en) * 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US20170294410A1 (en) * 2016-04-11 2017-10-12 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US20180040589A1 (en) * 2016-08-03 2018-02-08 Invensas Corporation Microelectronic packages and assemblies with repeaters
CN108933109A (zh) * 2017-05-27 2018-12-04 晟碟信息科技（上海）有限公司 成角度的裸芯的半导体器件
CN108962881A (zh) * 2018-07-03 2018-12-07 华进半导体封装先导技术研发中心有限公司 堆叠封装结构

Also Published As

Publication number Publication date
CN111063664B (zh) 2021-06-29

Similar Documents

Publication Publication Date Title
KR100753415B1 (ko) 스택 패키지
KR101563630B1 (ko) 반도체 패키지
KR100255476B1 (ko) 볼 그리드 어레이 패키지
US20080237833A1 (en) Multi-chip semiconductor package structure
CN103250246A (zh) 具有线上膜及铜线的薄型多晶片堆迭封装件的方法及系统
KR101013563B1 (ko) 스택 패키지
CN111063664B (zh) 一种模块化多芯片封装结构及其封装方法
CN111048479B (zh) 一种多芯片堆叠封装结构及其封装方法
KR100321159B1 (ko) 스택형 메모리 모듈 및 그의 제조 방법
CN101226929B (zh) 半导体封装结构及其制造方法
KR20040069392A (ko) 적층형 반도체 멀티 칩 패키지
US8461696B2 (en) Substrate for semiconductor package, semiconductor package including the same, and stack package using the semiconductor package
KR100447894B1 (ko) 듀얼 적층패키지 및 그 제조방법
CN218827104U (zh) 短打线长度的芯片封装结构
CN219163395U (zh) 一种3d堆叠封装结构
CN219842980U (zh) 高性能互连封装结构、模组及电子产品
KR100376884B1 (ko) 스택 패키지
KR20120023972A (ko) 반도체 칩 및 이를 갖는 적층 반도체 패키지
KR100772096B1 (ko) 스택 패키지
KR100368968B1 (ko) 스택형 패키지
KR20090074494A (ko) 스택 패키지 및 그의 제조방법
KR20030047403A (ko) 볼 그리드 어레이형 적층 패키지
KR20010066269A (ko) 반도체 패키지 및 그 제조방법
KR20090108393A (ko) 메모리 모듈
US7847396B2 (en) Semiconductor chip stack-type package and method of fabricating the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20210524

Address after: 211805 building 12-324, 29 buyue Road, Qiaolin street, Pukou District, Nanjing City, Jiangsu Province

Applicant after: Huatian Science and Technology (Nanjing) Co.,Ltd.

Address before: 710018 No. 105 Fengcheng Five Road, Xi'an Economic and Technological Development Zone, Shaanxi Province

Applicant before: HUATIAN TECHNOLOGY (XI'AN) Co.,Ltd.

CB02 Change of applicant information
CB02 Change of applicant information

Address after: No.16 Dingxiang Road, Qiaolin street, Pukou District, Nanjing City, Jiangsu Province, 211800

Applicant after: Huatian Science and Technology (Nanjing) Co.,Ltd.

Address before: 211805 building 12-324, 29 buyue Road, Qiaolin street, Pukou District, Nanjing City, Jiangsu Province

Applicant before: Huatian Science and Technology (Nanjing) Co.,Ltd.

GR01 Patent grant
GR01 Patent grant