CN110676268A - 一种阵列基板、显示面板 - Google Patents

一种阵列基板、显示面板 Download PDF

Info

Publication number
CN110676268A
CN110676268A CN201910932611.2A CN201910932611A CN110676268A CN 110676268 A CN110676268 A CN 110676268A CN 201910932611 A CN201910932611 A CN 201910932611A CN 110676268 A CN110676268 A CN 110676268A
Authority
CN
China
Prior art keywords
test
array
pad
area
dummy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201910932611.2A
Other languages
English (en)
Other versions
CN110676268B (zh
Inventor
付宝琴
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Original Assignee
Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd filed Critical Wuhan China Star Optoelectronics Semiconductor Display Technology Co Ltd
Priority to CN201910932611.2A priority Critical patent/CN110676268B/zh
Priority to US16/631,457 priority patent/US11222828B1/en
Priority to PCT/CN2019/119476 priority patent/WO2021056771A1/zh
Publication of CN110676268A publication Critical patent/CN110676268A/zh
Application granted granted Critical
Publication of CN110676268B publication Critical patent/CN110676268B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • H01L22/32Additional lead-in metallisation on a device or substrate, e.g. additional pads or pad portions, lines in the scribe line, sacrificed conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/80Constructional details
    • H10K59/88Dummy elements, i.e. elements having non-functional features
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N2021/9513Liquid crystal panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00Aspects of the constitution of display devices
    • G09G2300/04Structural and physical details of display devices
    • G09G2300/0404Matrix technologies
    • G09G2300/0413Details of dummy pixels or dummy lines in flat panels
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2330/00Aspects of power supply; Aspects of display protection and defect management
    • G09G2330/12Test circuits or failure detection circuits included in a display system, as permanent part thereof
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/006Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Theoretical Computer Science (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Liquid Crystal (AREA)
  • Electroluminescent Light Sources (AREA)

Abstract

本申请提供一种阵列基板、显示面板,包括扇出区和位于扇出区一侧的阵列测试区和成盒测试区,阵列测试区内间隔的设有阵列测试焊盘和对应阵列测试焊盘设置的测试开关,成盒测试区内间隔的设有成盒测试焊盘和虚设焊盘,各测试开关的控制端均连接至虚设焊盘,阵列测试焊盘通过测试开关与扇出区的第一信号线连接,当进行阵列测试时,虚设焊盘接入高电平信号,测试开关开启以导通阵列测试焊盘与第一信号线,当进行成盒测试时,虚设焊盘接入低电平信号,测试开关关闭以断开阵列测试焊盘与第一信号线。

Description

一种阵列基板、显示面板
技术领域
本申请涉及显示技术领域,尤其涉及一种阵列基板、显示面板。
背景技术
OLED面板上显示像素的控制需要通过薄膜晶体管(Thin Film Transistor,即TFT)来完成,薄膜晶体管的电学特性容易因生产线的制程或环境变化而发生改变,从而影响OLED面板的显示效果。监控OLED面板上电路的实际电信号对于提升OLED面板的显示效果及良率具有重要意义。现有OLED面板的成盒测试(cell test)电路区的电信号在产线测试过程中,容易受到阵列测试(Array test)回路的影响,电信号发生改变后OLED面板的实际显示效果会发生变化。另外,现有OLED面板在半板点灯机进行测试时,需要制作不同间距的探针治具,进行对应测试,存在无法点亮测试的风险。
因此,现有技术存在缺陷,急需改进。
发明内容
本申请提供一种阵列基板、显示面板,能够避免在成盒测试时受到阵列测试回路的影响,从而提高成盒(点灯)测试的成功率。
为实现上述目的,本申请提供的技术方案如下:
本申请提供一种阵列基板,包括:
衬底基板,所述衬底基板包括对应显示区一侧的扇出区,所述扇出区内排布有由所述显示区延伸出的第一信号线,且所述第一信号线延伸至所述扇出区一侧的阵列测试区;
所述阵列测试区内并排设置有间隔分布的阵列测试焊盘,所述阵列测试区的两侧分别设置有成盒测试区,所述成盒测试区内并排设置有成盒测试焊盘和至少一虚设焊盘;
所述阵列测试区还设有与所述阵列测试焊盘一一对应的测试开关,各所述测试开关的控制端至少连接至一所述虚设焊盘,所述阵列测试焊盘通过所述测试开关与所述第一信号线连接;
其中,当进行阵列测试时,所述虚设焊盘接入高电平信号,所述测试开关开启以导通所述阵列测试焊盘与所述第一信号线,当进行成盒测试时,所述虚设焊盘接入低电平信号,所述测试开关关闭以断开所述阵列测试焊盘与所述第一信号线。
在本申请的阵列基板中,在所述衬底基板上对应所述显示区的两侧设置有GOA电路区,所述GOA电路区中的第二信号线与所述成盒测试焊盘连接。
在本申请的阵列基板中,所述虚设焊盘与所述成盒测试焊盘等间距分布,且所述虚设焊盘位于所述成盒测试焊盘与所述阵列测试焊盘之间。
在本申请的阵列基板中,所述阵列测试区的所述阵列测试焊盘与所述成盒测试区的所述成盒测试焊盘以及所述虚设焊盘均为等间距分布。
在本申请的阵列基板中,所述阵列测试区还包括第一引线,所述成盒测试区还包括第二引线,所述第一引线的一端与所述阵列测试焊盘连接,另一端通过所述测试开关与所述第一信号线连接,部分所述第二引线的一端与所述成盒测试焊盘连接,另一端与所述第二信号线连接。
在本申请的阵列基板中,所述测试开关为薄膜晶体管,所述薄膜晶体管的栅极通过剩余所述第二引线与所述虚设焊盘连接,所述薄膜晶体管的源极通过所述第一引线和所述阵列测试焊盘连接,所述薄膜晶体管的漏极与所述第一信号线连接。
在本申请的阵列基板中,当阵列测试时,测试探针对应所述阵列测试焊盘与所述虚设焊盘设置,对应所述虚设焊盘的所述测试探针为所述虚设焊盘输入所述高电平信号,所述测试开关开启,对应所述阵列测试焊盘的所述测试探针用于将阵列测试信号输入至所述第一信号线。
在本申请的阵列基板中,当成盒测试时,所述测试探针对应所述成盒测试焊盘与所述虚设焊盘设置,对应所述虚设焊盘的所述测试探针为所述虚设焊盘输入所述低电平信号,所述测试开关关闭,对应所述成盒测试焊盘的所述测试探针用于将成盒测试信号输入至所述第二信号线。
在本申请的阵列基板中,各所述测试开关相互串联连接。
本申请还提供一种显示面板,包括如上所述的阵列基板。
本申请的有益效果为:相较于现有的显示面板,本申请提供的阵列基板、显示面板,通过对基板增设虚设焊盘,将对应阵列测试焊盘的各测试开关的控制端均与虚设焊盘连接,使阵列测试焊盘通过测试开关与扇出区的第一信号线连接,通过控制给入虚设焊盘的高/低电平以全部开启或关闭测试开关,从而能够保证在成盒测试时不受阵列测试回路的影响,进而提高成盒测试的成功率。另外,本申请在阵列测试和成盒测试中可以使用相同间距的探针治具,降低了测试的成本。
附图说明
为了更清楚地说明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单介绍,显而易见地,下面描述中的附图仅仅是申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为本申请实施例提供的阵列基板的结构示意图;
图2为图1中A区域的放大示意图。
具体实施方式
以下各实施例的说明是参考附加的图示,用以例示本申请可用以实施的特定实施例。本申请所提到的方向用语,例如[上]、[下]、[前]、[后]、[左]、[右]、[内]、[外]、[侧面]等,仅是参考附加图式的方向。因此,使用的方向用语是用以说明及理解本申请,而非用以限制本申请。在图中,结构相似的单元是用以相同标号表示。
本申请针对现有的显示面板,存在成盒测试区的电信号容易受到阵列测试回路的影响,从而影响实际显示效果,以及由于使用不同间距的探针治具导致无法点亮测试的技术问题,本实施例能够解决该缺陷。
如图1所示,为本申请实施例提供的阵列基板的结构示意图。所述阵列基板包括:衬底基板1,所述衬底基板1包括对应显示区3两侧的GOA电路区2,以及位于所述显示区3另外一侧的扇出区4。所述扇出区4内排布有由所述显示区3延伸出的第一信号线,且所述第一信号线延伸至所述扇出区4一侧的阵列测试区5;所述第一信号线用于为所述阵列基板提供竖直方向上的驱动信号。所述GOA电路区2内设置有多条第二信号线,所述第二信号线为所述阵列基板提供水平方向的驱动信号。所述阵列测试区5的两侧分别设置有成盒测试区6,所述成盒测试区6内并排设置有成盒测试焊盘和至少一虚设焊盘;所述阵列测试区5内并排设置有间隔分布的阵列测试焊盘。
具体请参照图2,图2为图1中A区域的放大示意图。所述成盒测试区6内并排设置有所述成盒测试焊盘60和所述虚设焊盘61,所述阵列测试区5内并排设置有间隔分布的所述阵列测试焊盘50。所述扇出区4内排布有所述第一信号线40,其中,所述第一信号线40可以为数据信号线。所述阵列测试区5还设有与所述阵列测试焊盘50一一对应的测试开关51,所述测试开关51用于导通或关断所述阵列测试焊盘50与所述第一信号线40。各所述测试开关51的控制端至少连接至一所述虚设焊盘61,所述阵列测试焊盘50通过所述测试开关51与所述第一信号线40连接。所述GOA电路区2中的第二信号线20与所述成盒测试焊盘60连接。
在本实施例中,所述阵列测试区5的所述阵列测试焊盘50与所述成盒测试区6的所述成盒测试焊盘60以及所述虚设焊盘61均为等间距分布。
在另一种实施例中,所述成盒测试区6的所述成盒测试焊盘60以及所述虚设焊盘61与所述阵列测试区5的所述阵列测试焊盘50分布的间距不相等。
其中,所述虚设焊盘61位于所述成盒测试焊盘60与所述阵列测试焊盘50之间。所述虚设焊盘61的具体数目可根据实际制程而设定,可以为一个,也可以为多个,此处不做限制。所述阵列测试区5两侧的所述成盒测试区6内的所述虚设焊盘61的数目可以相等,也可以不等。
所述阵列测试区5内还包括第一引线52,所述成盒测试区6内还包括第二引线62,所述第一引线52的一端与所述阵列测试焊盘50连接,另一端通过所述测试开关51与所述第一信号线40连接,部分所述第二引线62的一端与所述成盒测试焊盘60连接,另一端与所述第二信号线20连接。
在本实施例中,所述测试开关51为薄膜晶体管,所述薄膜晶体管的栅极通过剩余所述第二引线62与所述虚设焊盘61连接,所述薄膜晶体管的源极通过所述第一引线52和所述阵列测试焊盘50连接,所述薄膜晶体管的漏极与所述第一信号线40连接。
其中,各所述测试开关51通过走线53相互串联连接,且连接至所述虚设焊盘61。在图中,各所述测试开关51均连接至一所述虚设焊盘61,但并不限于此,可以一部分所述测试开关51连接至一所述虚设焊盘61,剩余部分所述测试开关51连接至另一所述虚设焊盘61上。另外,各所述测试开关51还可以分别连接至所述阵列测试区5两侧的所述成盒测试区6中的所述虚设焊盘61上。
在图中,用于连接所述测试开关51的所述虚设焊盘61位于所述成盒测试区6靠近所述阵列测试区5的一侧,但并不以此为限。
其中,当进行阵列测试时,所述虚设焊盘61接入高电平信号,所述测试开关51开启以导通所述阵列测试焊盘50与所述第一信号线40,当进行成盒测试时,所述虚设焊盘61接入低电平信号,所述测试开关51关闭以断开所述阵列测试焊盘50与所述第一信号线40。
具体地,当阵列测试时,测试探针对应所述阵列测试焊盘50与所述虚设焊盘61设置,对应所述虚设焊盘61的所述测试探针为所述虚设焊盘61输入所述高电平信号,所述测试开关51开启,对应所述阵列测试焊盘50的所述测试探针用于将阵列测试信号输入至所述第一信号线40,以进行阵列测试。
当成盒测试时,所述测试探针对应所述成盒测试焊盘60与所述虚设焊盘61设置,对应所述虚设焊盘61的所述测试探针为所述虚设焊盘61输入所述低电平信号,所述测试开关51关闭,对应所述成盒测试焊盘60的所述测试探针用于将成盒测试信号输入至所述第二信号线20,以进行成盒测试。
在其他实施例中,所述阵列测试焊盘50、所述成盒测试焊盘60以及所述虚设焊盘61可以呈多排排布。
其中,由于所述阵列测试焊盘50、所述成盒测试焊盘60以及所述虚设焊盘61均为等间距分布,因此在阵列测试和成盒测试中可以使用相同间距的探针治具,降低了测试的成本,避免了无法点亮测试的风险。
本申请还提供一种显示面板,包括如上所述的阵列基板,所述显示面板为OLED显示面板或液晶显示面板,此处不做限制。
综上所述,本申请提供的阵列基板、显示面板,通过对基板增设虚设焊盘,将对应阵列测试焊盘的各测试开关的控制端均与虚设焊盘连接,使阵列测试焊盘通过测试开关与扇出区的第一信号线连接,通过控制给入虚设焊盘的高/低电平以全部开启或关闭测试开关,从而能够保证在成盒测试时不受阵列测试回路的影响,进而提高成盒测试的成功率。另外,本申请在阵列测试和成盒测试中可以使用相同间距的探针治具,降低了测试的成本。
综上所述,虽然本申请已以优选实施例揭露如上,但上述优选实施例并非用以限制本申请,本领域的普通技术人员,在不脱离本申请的精神和范围内,均可作各种更动与润饰,因此本申请的保护范围以权利要求界定的范围为准。

Claims (10)

1.一种阵列基板,其特征在于,包括:
衬底基板,所述衬底基板包括对应显示区一侧的扇出区,所述扇出区内排布有由所述显示区延伸出的第一信号线,且所述第一信号线延伸至所述扇出区一侧的阵列测试区;
所述阵列测试区内并排设置有间隔分布的阵列测试焊盘,所述阵列测试区的两侧分别设置有成盒测试区,所述成盒测试区内并排设置有成盒测试焊盘和至少一虚设焊盘;
所述阵列测试区还设有与所述阵列测试焊盘一一对应的测试开关,各所述测试开关的控制端至少连接至一所述虚设焊盘,所述阵列测试焊盘通过所述测试开关与所述第一信号线连接;
其中,当进行阵列测试时,所述虚设焊盘接入高电平信号,所述测试开关开启以导通所述阵列测试焊盘与所述第一信号线,当进行成盒测试时,所述虚设焊盘接入低电平信号,所述测试开关关闭以断开所述阵列测试焊盘与所述第一信号线。
2.根据权利要求1所述的阵列基板,其特征在于,在所述衬底基板上对应所述显示区的两侧设置有GOA电路区,所述GOA电路区中的第二信号线与所述成盒测试焊盘连接。
3.根据权利要求1所述的阵列基板,其特征在于,所述虚设焊盘与所述成盒测试焊盘等间距分布,且所述虚设焊盘位于所述成盒测试焊盘与所述阵列测试焊盘之间。
4.根据权利要求1所述的阵列基板,其特征在于,所述阵列测试区的所述阵列测试焊盘与所述成盒测试区的所述成盒测试焊盘以及所述虚设焊盘均为等间距分布。
5.根据权利要求2所述的阵列基板,其特征在于,所述阵列测试区还包括第一引线,所述成盒测试区还包括第二引线,所述第一引线的一端与所述阵列测试焊盘连接,另一端通过所述测试开关与所述第一信号线连接,部分所述第二引线的一端与所述成盒测试焊盘连接,另一端与所述第二信号线连接。
6.根据权利要求5所述的阵列基板,其特征在于,所述测试开关为薄膜晶体管,所述薄膜晶体管的栅极通过剩余所述第二引线与所述虚设焊盘连接,所述薄膜晶体管的源极通过所述第一引线和所述阵列测试焊盘连接,所述薄膜晶体管的漏极与所述第一信号线连接。
7.根据权利要求2所述的阵列基板,其特征在于,当阵列测试时,测试探针对应所述阵列测试焊盘与所述虚设焊盘设置,对应所述虚设焊盘的所述测试探针为所述虚设焊盘输入所述高电平信号,所述测试开关开启,对应所述阵列测试焊盘的所述测试探针用于将阵列测试信号输入至所述第一信号线。
8.根据权利要求7所述的阵列基板,其特征在于,当成盒测试时,所述测试探针对应所述成盒测试焊盘与所述虚设焊盘设置,对应所述虚设焊盘的所述测试探针为所述虚设焊盘输入所述低电平信号,所述测试开关关闭,对应所述成盒测试焊盘的所述测试探针用于将成盒测试信号输入至所述第二信号线。
9.根据权利要求1所述的阵列基板,其特征在于,各所述测试开关相互串联连接。
10.一种显示面板,其特征在于,包括如权利要求1-9任一项所述的阵列基板。
CN201910932611.2A 2019-09-29 2019-09-29 一种阵列基板、显示面板 Active CN110676268B (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201910932611.2A CN110676268B (zh) 2019-09-29 2019-09-29 一种阵列基板、显示面板
US16/631,457 US11222828B1 (en) 2019-09-29 2019-11-19 Array substrate and display panel
PCT/CN2019/119476 WO2021056771A1 (zh) 2019-09-29 2019-11-19 一种阵列基板、显示面板

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910932611.2A CN110676268B (zh) 2019-09-29 2019-09-29 一种阵列基板、显示面板

Publications (2)

Publication Number Publication Date
CN110676268A true CN110676268A (zh) 2020-01-10
CN110676268B CN110676268B (zh) 2022-02-22

Family

ID=69080009

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910932611.2A Active CN110676268B (zh) 2019-09-29 2019-09-29 一种阵列基板、显示面板

Country Status (3)

Country Link
US (1) US11222828B1 (zh)
CN (1) CN110676268B (zh)
WO (1) WO2021056771A1 (zh)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111176001A (zh) * 2020-01-14 2020-05-19 深圳市华星光电半导体显示技术有限公司 液晶显示面板及其测试方法
CN111211113A (zh) * 2020-01-13 2020-05-29 京东方科技集团股份有限公司 显示基板及其制作方法、检测方法、显示装置
CN111477133A (zh) * 2020-04-20 2020-07-31 京东方科技集团股份有限公司 开关电路及其控制方法、覆晶薄膜和显示装置
CN111681609A (zh) * 2020-06-11 2020-09-18 武汉华星光电半导体显示技术有限公司 一种显示装置和驱动电路检测方法
CN111863915A (zh) * 2020-07-29 2020-10-30 京东方科技集团股份有限公司 柔性显示基板、显示面板
CN111864108A (zh) * 2020-07-13 2020-10-30 武汉华星光电半导体显示技术有限公司 Oled显示面板
TWI747303B (zh) * 2020-05-29 2021-11-21 友達光電股份有限公司 測試電極組及測試系統

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113196159B (zh) * 2019-11-29 2023-07-14 京东方科技集团股份有限公司 显示基板和显示装置
TWI814434B (zh) * 2022-04-01 2023-09-01 友達光電股份有限公司 發光二極體陣列基板
CN115050295B (zh) * 2022-06-30 2023-05-26 惠科股份有限公司 测试电路、测试方法及显示装置

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030085855A1 (en) * 2001-07-17 2003-05-08 Kabushiki Kaisha Toshiba Array substrate, method of inspecting array substrate, and liquid crystal display
JP2004119774A (ja) * 2002-09-27 2004-04-15 Toshiba Corp 半導体装置
US20120051134A1 (en) * 2010-08-30 2012-03-01 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and method testing the same
CN103268743A (zh) * 2012-12-26 2013-08-28 厦门天马微电子有限公司 像素阵列的测试电路、测试方法及显示面板、显示器
CN105096780A (zh) * 2015-07-29 2015-11-25 武汉华星光电技术有限公司 基板电路及显示面板的信号测试电路
CN106200161A (zh) * 2016-07-13 2016-12-07 深圳市华星光电技术有限公司 液晶显示面板外围设计电路及采用该电路的液晶显示面板
CN107942547A (zh) * 2017-11-21 2018-04-20 深圳市华星光电半导体显示技术有限公司 点灯回点治具及其检测面板的方法

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201020609A (en) * 2008-11-26 2010-06-01 Chunghwa Picture Tubes Ltd LCD panel having shared shorting bars for array test and panel test
KR102105369B1 (ko) * 2013-09-25 2020-04-29 삼성디스플레이 주식회사 표시 기판용 모기판, 이의 어레이 검사 방법 및 표시 기판
CN106782256B (zh) * 2015-11-18 2020-11-03 上海和辉光电有限公司 一种带有面板测试电路的显示装置
CN106057112B (zh) * 2016-08-09 2019-04-16 武汉华星光电技术有限公司 成盒测试电路以及液晶显示基板
CN109377924A (zh) * 2018-11-08 2019-02-22 武汉华星光电半导体显示技术有限公司 一种检测电路及显示装置

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030085855A1 (en) * 2001-07-17 2003-05-08 Kabushiki Kaisha Toshiba Array substrate, method of inspecting array substrate, and liquid crystal display
JP2004119774A (ja) * 2002-09-27 2004-04-15 Toshiba Corp 半導体装置
US20120051134A1 (en) * 2010-08-30 2012-03-01 Kabushiki Kaisha Toshiba Nonvolatile semiconductor memory device and method testing the same
CN103268743A (zh) * 2012-12-26 2013-08-28 厦门天马微电子有限公司 像素阵列的测试电路、测试方法及显示面板、显示器
CN105096780A (zh) * 2015-07-29 2015-11-25 武汉华星光电技术有限公司 基板电路及显示面板的信号测试电路
CN106200161A (zh) * 2016-07-13 2016-12-07 深圳市华星光电技术有限公司 液晶显示面板外围设计电路及采用该电路的液晶显示面板
CN107942547A (zh) * 2017-11-21 2018-04-20 深圳市华星光电半导体显示技术有限公司 点灯回点治具及其检测面板的方法

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111211113A (zh) * 2020-01-13 2020-05-29 京东方科技集团股份有限公司 显示基板及其制作方法、检测方法、显示装置
CN111211113B (zh) * 2020-01-13 2022-04-15 京东方科技集团股份有限公司 显示基板及其制作方法、检测方法、显示装置
WO2021142946A1 (zh) * 2020-01-14 2021-07-22 深圳市华星光电半导体显示技术有限公司 液晶显示面板及其测试方法
CN111176001A (zh) * 2020-01-14 2020-05-19 深圳市华星光电半导体显示技术有限公司 液晶显示面板及其测试方法
CN111176001B (zh) * 2020-01-14 2021-02-23 深圳市华星光电半导体显示技术有限公司 液晶显示面板及其测试方法
CN111477133A (zh) * 2020-04-20 2020-07-31 京东方科技集团股份有限公司 开关电路及其控制方法、覆晶薄膜和显示装置
TWI747303B (zh) * 2020-05-29 2021-11-21 友達光電股份有限公司 測試電極組及測試系統
CN111681609A (zh) * 2020-06-11 2020-09-18 武汉华星光电半导体显示技术有限公司 一种显示装置和驱动电路检测方法
WO2021248575A1 (zh) * 2020-06-11 2021-12-16 武汉华星光电半导体显示技术有限公司 一种显示装置和驱动电路检测方法
US11688313B2 (en) 2020-06-11 2023-06-27 Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. Display device and method of detecting driving circuit
CN111864108A (zh) * 2020-07-13 2020-10-30 武汉华星光电半导体显示技术有限公司 Oled显示面板
CN111864108B (zh) * 2020-07-13 2022-01-04 武汉华星光电半导体显示技术有限公司 Oled显示面板
CN111863915A (zh) * 2020-07-29 2020-10-30 京东方科技集团股份有限公司 柔性显示基板、显示面板
CN111863915B (zh) * 2020-07-29 2023-04-18 京东方科技集团股份有限公司 柔性显示基板、显示面板

Also Published As

Publication number Publication date
US11222828B1 (en) 2022-01-11
WO2021056771A1 (zh) 2021-04-01
US20210407869A1 (en) 2021-12-30
CN110676268B (zh) 2022-02-22

Similar Documents

Publication Publication Date Title
CN110676268B (zh) 一种阵列基板、显示面板
US4368523A (en) Liquid crystal display device having redundant pairs of address buses
JP3964337B2 (ja) 画像表示装置
US8154674B2 (en) Liquid crystal display, array substrate and mother glass thereof
US8125605B2 (en) Liquid crystal display panel and liquid crystal display apparatus having the same
US9835917B2 (en) Baseplate circuit and display panel
CN107942547B (zh) 点灯回点治具及其检测面板的方法
US9298055B2 (en) Array substrate, method of disconnection inspecting gate lead wire and source lead wire in the array substrate, method of inspecting the array substrate, and liquid crystal display device
US20070252146A1 (en) Liquid crystal display and defect repairing method for same
CN102692774A (zh) 液晶显示面板
CN104851404A (zh) 阵列基板及其修复方法、测试方法、制作方法、显示装置
US7170311B2 (en) Testing method for LCD panels
CN105652539A (zh) 液晶显示装置及其液晶显示面板
US7379040B2 (en) Display device and method for testing the same
US6677171B1 (en) Manufacturing method of collective substrate of active-matrix substrates, manufacturing method of active-matrix substrates, and inspecting method of collective substrates of active-matrix substrates
CN102315227A (zh) Tft阵列基板及其制造方法与检测方法
CN105652482A (zh) 液晶显示装置及其液晶显示面板
CN108010475B (zh) 一种显示面板
CN108121125B (zh) 显示装置不良解析方法
KR101157248B1 (ko) 액정표시장치의 mps 검사배선 구조
KR100462379B1 (ko) 액정표시소자
KR100692691B1 (ko) 액정표시장치
CN112015017B (zh) 测试电路及显示面板测试方法
JP2020531874A (ja) アレイ基板の製造方法、アレイ基板の中間製品、及びアレイ基板
US20220130936A1 (en) Organic light-emitting diode display panel, method of manufacturing same, and display device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant