CN109564895B - 用于高压隔离的双深沟槽 - Google Patents

用于高压隔离的双深沟槽 Download PDF

Info

Publication number
CN109564895B
CN109564895B CN201780049630.XA CN201780049630A CN109564895B CN 109564895 B CN109564895 B CN 109564895B CN 201780049630 A CN201780049630 A CN 201780049630A CN 109564895 B CN109564895 B CN 109564895B
Authority
CN
China
Prior art keywords
trench
buried layer
substrate
integrated circuit
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201780049630.XA
Other languages
English (en)
Chinese (zh)
Other versions
CN109564895A (zh
Inventor
S·彭哈卡
B·胡
A·萨多夫尼科夫
G·马图尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN109564895A publication Critical patent/CN109564895A/zh
Application granted granted Critical
Publication of CN109564895B publication Critical patent/CN109564895B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85—Complementary IGFETs, e.g. CMOS
    • H10D84/856—Complementary IGFETs, e.g. CMOS the complementary IGFETs having different architectures than each other, e.g. high-voltage and low-voltage CMOS
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/102—Constructional design considerations for preventing surface leakage or controlling electric field concentration
    • H10D62/103—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices
    • H10D62/105—Constructional design considerations for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse-biased devices by having particular doping profiles, shapes or arrangements of PN junctions; by having supplementary regions, e.g. junction termination extension [JTE] 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/113—Isolations within a component, i.e. internal isolations
    • H10D62/115—Dielectric isolations, e.g. air gaps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0186—Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0188—Manufacturing their isolation regions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • H10D84/0191—Manufacturing their doped wells
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01—Manufacture or treatment
    • H10D84/02—Manufacture or treatment characterised by using material-based technologies
    • H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/011—Manufacture or treatment of isolation regions comprising dielectric materials
    • H10W10/014—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H10W10/0143—Manufacture or treatment of isolation regions comprising dielectric materials using trench refilling with dielectric materials, e.g. shallow trench isolations comprising concurrently refilling multiple trenches having different shapes or dimensions
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/041—Manufacture or treatment of isolation regions comprising polycrystalline semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/051—Manufacture or treatment of isolation region based on field-effect
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/17—Isolation regions comprising dielectric materials formed using trench refilling with dielectric materials, e.g. shallow trench isolations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/40—Isolation regions comprising polycrystalline semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/50—Isolation regions based on field-effect

Landscapes

  • Element Separation (AREA)
CN201780049630.XA 2016-08-16 2017-08-16 用于高压隔离的双深沟槽 Active CN109564895B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/238,198 2016-08-16
US15/238,198 US9786665B1 (en) 2016-08-16 2016-08-16 Dual deep trenches for high voltage isolation
PCT/US2017/047151 WO2018035229A2 (en) 2016-08-16 2017-08-16 Dual deep trenches for high voltage isolation

Publications (2)

Publication Number Publication Date
CN109564895A CN109564895A (zh) 2019-04-02
CN109564895B true CN109564895B (zh) 2023-08-11

Family

ID=59982153

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780049630.XA Active CN109564895B (zh) 2016-08-16 2017-08-16 用于高压隔离的双深沟槽

Country Status (5)

Country Link
US (2) US9786665B1 (cg-RX-API-DMAC10.html)
EP (1) EP3501040B1 (cg-RX-API-DMAC10.html)
JP (2) JP6936454B2 (cg-RX-API-DMAC10.html)
CN (1) CN109564895B (cg-RX-API-DMAC10.html)
WO (1) WO2018035229A2 (cg-RX-API-DMAC10.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9786665B1 (en) * 2016-08-16 2017-10-10 Texas Instruments Incorporated Dual deep trenches for high voltage isolation
US10262997B2 (en) * 2017-09-14 2019-04-16 Vanguard International Semiconductor Corporation High-voltage LDMOSFET devices having polysilicon trench-type guard rings
CN111341847B (zh) * 2018-12-19 2023-03-28 联华电子股份有限公司 半导体结构及其制作方法
US10811543B2 (en) * 2018-12-26 2020-10-20 Texas Instruments Incorporated Semiconductor device with deep trench isolation and trench capacitor
US11158750B2 (en) 2019-07-03 2021-10-26 Texas Instruments Incorporated Superlattice photo detector
US11502036B2 (en) * 2020-02-07 2022-11-15 Renesas Electronics Corporation Semiconductor device and method of manufacturing the same
DE112021006557B4 (de) 2021-01-15 2025-02-20 Rohm Co., Ltd. Halbleitervorrichtungen
JP7724087B2 (ja) * 2021-06-16 2025-08-15 ローム株式会社 半導体装置および半導体装置の製造方法
JP7748832B2 (ja) * 2021-08-26 2025-10-03 ローム株式会社 半導体装置
US12087813B2 (en) * 2021-08-31 2024-09-10 Texas Instruments Incorporated Deep trench isolation with field oxide
US12159910B2 (en) 2022-02-15 2024-12-03 Globalfoundries U.S. Inc. Isolation regions for charge collection and removal
US12666664B2 (en) * 2023-10-09 2026-06-23 Globalfoundries Singapore Pte. Ltd. Multiple-depth trench isolation for electrostatic discharge protection devices
US20260150639A1 (en) * 2024-11-25 2026-05-28 Nxp Usa, Inc. Hv bcd technology with novel dti structures
DE102025100866A1 (de) * 2025-01-13 2026-07-16 Infineon Technologies Ag Halbleitervorrichtung mit einem ersten isolationsgraben und verfahren zur herstellung
CN121076012B (zh) * 2025-11-06 2026-02-06 合肥晶合集成电路股份有限公司 一种半导体器件的制作方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104701172A (zh) * 2013-12-05 2015-06-10 中芯国际集成电路制造(上海)有限公司 Vdmos场效应晶体管及其形成方法

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4819052A (en) * 1986-12-22 1989-04-04 Texas Instruments Incorporated Merged bipolar/CMOS technology using electrically active trench
JP3189743B2 (ja) * 1997-06-26 2001-07-16 日本電気株式会社 半導体集積回路装置及びその製造方法
US6316336B1 (en) * 1999-03-01 2001-11-13 Richard A. Blanchard Method for forming buried layers with top-side contacts and the resulting structure
GB0507157D0 (en) 2005-04-08 2005-05-18 Ami Semiconductor Belgium Bvba Double trench for isolation of semiconductor devices
JP2007201220A (ja) 2006-01-27 2007-08-09 Mitsubishi Electric Corp 半導体装置
JP2008034649A (ja) * 2006-07-28 2008-02-14 Sanyo Electric Co Ltd 半導体装置
EP2006900B1 (en) * 2007-05-25 2020-11-18 Semiconductor Components Industries, LLC Deep trench isolation for power semiconductors
US7982282B2 (en) * 2008-04-25 2011-07-19 Freescale Semiconductor, Inc. High efficiency amplifier with reduced parasitic capacitance
JP2010062377A (ja) * 2008-09-04 2010-03-18 Sanyo Electric Co Ltd 半導体装置及びその製造方法
US20100181639A1 (en) * 2009-01-19 2010-07-22 Vanguard International Semiconductor Corporation Semiconductor devices and fabrication methods thereof
JP2011171602A (ja) 2010-02-19 2011-09-01 Oki Semiconductor Co Ltd 半導体装置およびその製造方法
EP2498280B1 (en) * 2011-03-11 2020-04-29 Soitec DRAM with trench capacitors and logic back-biased transistors integrated on an SOI substrate comprising an intrinsic semiconductor layer and manufacturing method thereof
FR2991502B1 (fr) * 2012-05-29 2014-07-11 Commissariat Energie Atomique Procede de fabrication d'un circuit integre ayant des tranchees d'isolation avec des profondeurs distinctes
US9159791B2 (en) * 2012-06-06 2015-10-13 United Microelectronics Corp. Semiconductor device comprising a conductive region
US9343526B2 (en) * 2013-03-13 2016-05-17 Freescale Semiconductor, Inc. Deep trench isolation
KR102057340B1 (ko) * 2013-03-29 2019-12-19 매그나칩 반도체 유한회사 반도체 소자 및 그 제조방법
US9252213B2 (en) * 2013-12-19 2016-02-02 Globalfoundries Singapore Pte. Ltd. Integrated circuits with a buried N layer and methods for producing such integrated circuits
FR3021457B1 (fr) * 2014-05-21 2017-10-13 St Microelectronics Rousset Composant, par exemple transistor nmos, a region active a contraintes en compression relachees, et condensateur de decouplage associe
JP6238234B2 (ja) 2014-06-03 2017-11-29 ルネサスエレクトロニクス株式会社 半導体装置
US9660074B2 (en) 2014-08-07 2017-05-23 Texas Instruments Incorporated Methods and apparatus for LDMOS devices with cascaded RESURF implants and double buffers
US9401410B2 (en) * 2014-11-26 2016-07-26 Texas Instruments Incorporated Poly sandwich for deep trench fill
US9673084B2 (en) 2014-12-04 2017-06-06 Globalfoundries Singapore Pte. Ltd. Isolation scheme for high voltage device
JP6695188B2 (ja) * 2016-03-29 2020-05-20 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US9786665B1 (en) * 2016-08-16 2017-10-10 Texas Instruments Incorporated Dual deep trenches for high voltage isolation

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104701172A (zh) * 2013-12-05 2015-06-10 中芯国际集成电路制造(上海)有限公司 Vdmos场效应晶体管及其形成方法

Also Published As

Publication number Publication date
EP3501040A4 (en) 2019-06-26
US20180053765A1 (en) 2018-02-22
EP3501040A2 (en) 2019-06-26
US9786665B1 (en) 2017-10-10
JP7293293B2 (ja) 2023-06-19
WO2018035229A3 (en) 2018-04-05
US10580775B2 (en) 2020-03-03
CN109564895A (zh) 2019-04-02
WO2018035229A2 (en) 2018-02-22
EP3501040B1 (en) 2022-04-27
JP6936454B2 (ja) 2021-09-15
JP2021184491A (ja) 2021-12-02
JP2019526932A (ja) 2019-09-19

Similar Documents

Publication Publication Date Title
JP7293293B2 (ja) 高電圧隔離のためのデュアルディープトレンチ
CN111108593B (zh) 窄深沟槽的沉降物至掩埋层连接区域
CN109698197B (zh) 用于产生具有dV/dt可控性的IGBT的方法
US7915155B2 (en) Double trench for isolation of semiconductor devices
CN110265478B (zh) 具有场板结构的晶体管沟槽结构
US11329156B2 (en) Transistor with extended drain region
KR102011942B1 (ko) 고전압 레지스터 디바이스
US12532537B2 (en) Semiconductor device with a deep trench isolation structure and buried layers for reducing substrate leakage current and avoiding latch-up effect, and fabrication method thereof
US10672901B2 (en) Power transistor with terminal trenches in terminal resurf regions
CN104752492B (zh) 用于制造半导体器件的方法和半导体器件
US9614031B2 (en) Methods for forming a high-voltage super junction by trench and epitaxial doping
CN106252413B (zh) 具有改进的雪崩击穿特性的晶体管
US9230851B2 (en) Reduction of polysilicon residue in a trench for polysilicon trench filling processes
US9570548B2 (en) Deep trench isolation structures and systems and methods including the same
CN103579236B (zh) 横向半导体器件及其制造方法
CN104347475B (zh) 具有沟槽隔离区的边缘终止结构
CN114122136A (zh) 用于扩大操作电压的设备
US10749023B2 (en) Vertical transistor with extended drain region
CN110943123A (zh) 在沟槽中具有控制端场板结构的晶体管装置
JP2009521126A (ja) フィールドプレートを具える半導体デバイス及びその製造方法
US10749028B2 (en) Transistor with gate/field plate structure
CN108878505A (zh) 半导体装置及其制造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant