CN109473357B - Mos晶体管的制造方法 - Google Patents
Mos晶体管的制造方法 Download PDFInfo
- Publication number
- CN109473357B CN109473357B CN201811267610.2A CN201811267610A CN109473357B CN 109473357 B CN109473357 B CN 109473357B CN 201811267610 A CN201811267610 A CN 201811267610A CN 109473357 B CN109473357 B CN 109473357B
- Authority
- CN
- China
- Prior art keywords
- region
- implantation
- mos transistor
- ion implantation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 32
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 28
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 claims abstract description 74
- 229910052799 carbon Inorganic materials 0.000 claims abstract description 74
- 238000005468 ion implantation Methods 0.000 claims abstract description 64
- 239000012535 impurity Substances 0.000 claims abstract description 60
- 238000002513 implantation Methods 0.000 claims abstract description 56
- 230000000903 blocking effect Effects 0.000 claims abstract description 21
- 238000002347 injection Methods 0.000 claims abstract description 20
- 239000007924 injection Substances 0.000 claims abstract description 20
- 239000004065 semiconductor Substances 0.000 claims abstract description 16
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 230000002411 adverse Effects 0.000 claims abstract description 7
- 230000000694 effects Effects 0.000 claims abstract description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 20
- 229910052710 silicon Inorganic materials 0.000 claims description 20
- 239000010703 silicon Substances 0.000 claims description 20
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical group O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 8
- CJNBYAVZURUTKZ-UHFFFAOYSA-N hafnium(iv) oxide Chemical compound O=[Hf]=O CJNBYAVZURUTKZ-UHFFFAOYSA-N 0.000 claims description 8
- MRELNEQAGSRDBK-UHFFFAOYSA-N lanthanum(3+);oxygen(2-) Chemical compound [O-2].[O-2].[O-2].[La+3].[La+3] MRELNEQAGSRDBK-UHFFFAOYSA-N 0.000 claims description 8
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 150000002500 ions Chemical class 0.000 claims description 7
- BPQQTUXANYXVAA-UHFFFAOYSA-N Orthosilicate Chemical compound [O-][Si]([O-])([O-])[O-] BPQQTUXANYXVAA-UHFFFAOYSA-N 0.000 claims description 4
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- MCMNRKCIXSYSNV-UHFFFAOYSA-N ZrO2 Inorganic materials O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 claims description 4
- 238000005280 amorphization Methods 0.000 claims description 4
- 229910052732 germanium Inorganic materials 0.000 claims description 4
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 4
- 229910052735 hafnium Inorganic materials 0.000 claims description 4
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 4
- 239000000463 material Substances 0.000 claims description 4
- 229910044991 metal oxide Inorganic materials 0.000 claims description 4
- 150000004706 metal oxides Chemical class 0.000 claims description 4
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 claims description 4
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 claims description 4
- BPUBBGLMJRNUCC-UHFFFAOYSA-N oxygen(2-);tantalum(5+) Chemical compound [O-2].[O-2].[O-2].[O-2].[O-2].[Ta+5].[Ta+5] BPUBBGLMJRNUCC-UHFFFAOYSA-N 0.000 claims description 4
- RVTZCBVAJQQJTK-UHFFFAOYSA-N oxygen(2-);zirconium(4+) Chemical compound [O-2].[O-2].[Zr+4] RVTZCBVAJQQJTK-UHFFFAOYSA-N 0.000 claims description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 4
- 229920005591 polysilicon Polymers 0.000 claims description 4
- 235000012239 silicon dioxide Nutrition 0.000 claims description 4
- 239000000377 silicon dioxide Substances 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 4
- VEALVRVVWBQVSL-UHFFFAOYSA-N strontium titanate Chemical compound [Sr+2].[O-][Ti]([O-])=O VEALVRVVWBQVSL-UHFFFAOYSA-N 0.000 claims description 4
- PBCFLUZVCVVTBY-UHFFFAOYSA-N tantalum pentoxide Inorganic materials O=[Ta](=O)O[Ta](=O)=O PBCFLUZVCVVTBY-UHFFFAOYSA-N 0.000 claims description 4
- GFQYVLUOOAAOGM-UHFFFAOYSA-N zirconium(iv) silicate Chemical compound [Zr+4].[O-][Si]([O-])([O-])[O-] GFQYVLUOOAAOGM-UHFFFAOYSA-N 0.000 claims description 4
- 150000001875 compounds Chemical class 0.000 claims 2
- 238000002425 crystallisation Methods 0.000 claims 1
- 230000008025 crystallization Effects 0.000 claims 1
- 230000004888 barrier function Effects 0.000 description 12
- 238000009792 diffusion process Methods 0.000 description 8
- 230000007547 defect Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000007943 implant Substances 0.000 description 4
- 238000007796 conventional method Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66492—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a pocket or a lightly doped drain selectively formed at the side of the gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
- H01L29/0623—Buried supplementary region, e.g. buried guard ring
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
Abstract
本发明公开了一种MOS晶体管的制造方法,包括步骤:步骤一、在半导体衬底表面的第二导电类型阱的表面形成栅极结构;步骤二、进行轻掺杂漏站点工艺,包括如下分步骤:步骤21、进行非结晶离子注入;步骤22、进行两次以上的碳离子注入,调节各次碳离子注入的注入角度和注入深度,从而保证各深度处的碳阻挡区的第一侧都位于后续形成的口袋注入区的第一侧的内侧,减少或防止口袋注入区的杂质向沟道侧的第二导电类型阱中扩散。步骤23、进行口袋离子注入形成口袋注入区。步骤24、进行轻掺杂漏注入。本发明能减少或防止口袋注入区的杂质向沟道侧的阱中扩散从而减少或防止对沟道产生不利影响,抑制沟道中的掺杂的随机波动,提高器件的稳定性。
Description
技术领域
本发明涉及一种半导体集成电路制造方法,特别涉及一种MOS晶体管的制造方法。
背景技术
如图1所示,是现有MOS晶体管的制造方法形成的器件结构图,现有MOS晶体管的制造方法包括如下步骤:
步骤一、在半导体衬底表面形成有第二导电类型阱101,在所述第二导电类型阱101的表面形成栅极结构,被所述栅极结构所覆盖区域的所述第二导电类型阱101表面用于形成沟道。
所述半导体衬底为硅衬底。
步骤二、进行轻掺杂漏站点工艺,包括如下分步骤:
步骤21、进行非结晶离子注入形成硅非晶化区104。
所述非结晶离子注入的注入杂质为硅或锗。
步骤22、进行一次碳离子注入形成碳阻挡区106。
步骤23、进行口袋离子注入形成所述口袋注入区107。
步骤24、进行轻掺杂漏注入形成轻掺杂漏区105。
所述轻掺杂漏区105的深度大于所述硅非晶化区104的深度,所述口袋注入区107的深度大于所述轻掺杂漏区105的深度。
所述非结晶离子注入、所述碳离子注入、所述口袋离子注入和所述轻掺杂漏注入都和所述栅极结构的侧面自对准。
还包括如下步骤:
步骤三、在所述栅极结构的侧面形成侧墙。
步骤四、以所述侧墙的侧面为自对准条件进行源漏注入在所述栅极结构的两侧形成源区108a和漏区108b。
MOS晶体管为NMOS管,所述第二导电类型为P型,所述口袋离子注入的注入杂质为P型杂质,所述轻掺杂漏注入的注入杂质为N型杂质,所述源漏注入的注入杂质为N型杂质。也能为:MOS晶体管为PMOS管,所述第二导电类型为N型,所述口袋离子注入的注入杂质为N型杂质,所述轻掺杂漏注入的注入杂质为P型杂质,所述源漏注入的注入杂质为P型杂质。
图1中的,所述栅极结构由栅介质层102和多晶硅栅103叠加而成。
MOS晶体管为28nm以下工艺节点的HKMG类型器件,步骤一中的所述栅极结构为伪栅,所述伪栅在所述源区108a和所述漏区108b形成之后被去除,之后在所述伪栅的去除区域形成HKMG。
HKMG由高介电常数层组成栅介质层102和金属栅叠加而成。
所述高介电常数层的材料包括二氧化硅,氮化硅,三氧化二铝,五氧化二钽,氧化钇,硅酸铪氧化合物,二氧化铪,氧化镧,二氧化锆,钛酸锶,硅酸锆氧化合物。
所述金属栅的材料为Al。
也能为:MOS晶体管为28nm以下工艺节点的LP类型器件即28LP类型器件,此时,所述栅介质层102为氮氧化硅层。
由图1所示可知,现有方法采用一次碳离子注入形成所述碳阻挡区106具有如下缺陷,碳阻挡区106由于是采用带角度注入实现,使得在碳阻挡区106的深度大于口袋注入区107的深度的条件下,碳阻挡区106的顶部无法保证对口袋注入区107的良好覆盖,如虚线圈109所示;这样在碳阻挡区106对口袋注入区107覆盖薄弱的区域容易产生口袋注入区107的杂质向沟道区域扩散。由口袋注入区107的掺杂类型和沟道区域中的掺杂类型相同,例如:对于NMOS管都是P型,杂质扩散后就会是沟道区域的P型掺杂增加,从而会提高器件的阈值电压;同时,由于在同一半导体衬底上会集成有多个MOS晶体管,而各区域处的口袋注入区107的杂质向沟道区域的扩散量并不会一致,这就使得口袋注入区107的杂质扩散对各区域的NMOS管的阈值电压的影响不一致,会有波动(variation),这种波动是随掺杂随机波动(random dopant fluctuation)。
发明内容
本发明所要解决的技术问题是提供一种MOS晶体管的制造方法,能减少或防止口袋注入区的杂质向沟道侧的阱中扩散从而减少或防止对沟道产生不利影响,抑制沟道中的掺杂的随机波动,提高器件的稳定性。
为解决上述技术问题,本发明提供的MOS晶体管的制造方法包括如下步骤:
步骤一、在半导体衬底表面形成有第二导电类型阱,在所述第二导电类型阱的表面形成栅极结构,被所述栅极结构所覆盖区域的所述第二导电类型阱表面用于形成沟道。
步骤二、进行轻掺杂漏站点工艺,包括如下分步骤:
步骤21、进行非结晶离子注入形成硅非晶化区。
步骤22、进行碳离子注入形成碳阻挡区,所述碳离子注入的次数至少包括两次,调节各次碳离子注入的注入角度和注入深度来调节所述碳阻挡区的深度以及各深度处的所述碳阻挡区的第一侧向所述栅极结构内侧延伸的横向距离,并保证后续形成的口袋注入区位于所述碳阻挡区的深度范围内且在各所述深度处所述碳阻挡区的第一侧都位于所述口袋注入区的第一侧的内侧,减少或防止所述口袋注入区的第一侧向所述栅极结构所覆盖区域的所述第二导电类型阱中扩散并进而减少或防止对沟道产生不利影响。
步骤23、进行口袋离子注入形成所述口袋注入区。
步骤24、进行轻掺杂漏注入形成轻掺杂漏区。
进一步的改进是,所述半导体衬底为硅衬底。
进一步的改进是,所述非结晶离子注入的注入杂质为硅或锗。
进一步的改进是,步骤22中所述碳离子注入的次数为两次,第一次碳离子注入的注入深度大于第二次碳离子注入的注入深度以及所述第一次碳离子注入的注入角度小于所述第二碳离子注入的注入角度。
进一步的改进是,所述轻掺杂漏区的深度大于所述硅非晶化区的深度,所述口袋注入区的深度大于所述轻掺杂漏区的深度。
进一步的改进是,所述非结晶离子注入、所述碳离子注入、所述口袋离子注入和所述轻掺杂漏注入都和所述栅极结构的侧面自对准。
进一步的改进是,还包括如下步骤:
步骤三、在所述栅极结构的侧面形成侧墙。
步骤四、以所述侧墙的侧面为自对准条件进行源漏注入在所述栅极结构的两侧形成源区和漏区。
进一步的改进是,MOS晶体管为NMOS管,所述第二导电类型为P型,所述口袋离子注入的注入杂质为P型杂质,所述轻掺杂漏注入的注入杂质为N型杂质,所述源漏注入的注入杂质为N型杂质。
进一步的改进是,MOS晶体管为PMOS管,所述第二导电类型为N型,所述口袋离子注入的注入杂质为N型杂质,所述轻掺杂漏注入的注入杂质为P型杂质,所述源漏注入的注入杂质为P型杂质。
进一步的改进是,所述栅极结构由栅介质层和多晶硅栅叠加而成。
进一步的改进是,MOS晶体管为28nm以下工艺节点的低功耗(low power,LP)类型器件,所述栅介质层为氮氧化硅层。
进一步的改进是,MOS晶体管为28nm以下工艺节点的HKMG类型器件,步骤一中的所述栅极结构为伪栅,所述伪栅在所述源区和所述漏区形成之后被去除,之后在所述伪栅的去除区域形成HKMG。
进一步的改进是,HKMG由高介电常数层组成栅介质层和金属栅叠加而成。
进一步的改进是,所述高介电常数层的材料包括二氧化硅,氮化硅,三氧化二铝,五氧化二钽,氧化钇,硅酸铪氧化合物,二氧化铪,氧化镧,二氧化锆,钛酸锶,硅酸锆氧化合物。
进一步的改进是,所述金属栅的材料为Al。
本发明在轻掺杂漏站点工艺中对碳阻挡层的形成工艺做了特别的设定,主要是将碳阻挡层的碳离子注入分成了两次以上,各次碳离子注入的注入角度和注入深度不同,这样能够补偿单次碳离子注入所带来的不足,使得能同时是碳阻挡层的深度和各深度处的碳阻挡区的第一侧向栅极结构内侧延伸的横向距离都得到调节,从而使得在各深度处都能实现碳阻挡区的第一侧都位于口袋注入区的第一侧的内侧,由于就能减少或防止口袋注入区的第一侧向栅极结构所覆盖区域的第二导电类型阱中扩散并进而减少或防止对沟道产生不利影响,从而能抑制沟道中的掺杂的随机波动,提高器件的稳定性。
附图说明
下面结合附图和具体实施方式对本发明作进一步详细的说明:
图1是现有MOS晶体管的制造方法形成的器件结构图;
图2是本发明实施例MOS晶体管的制造方法的流程图;
图3是本发明实施例MOS晶体管的制造方法形成的器件结构图。
具体实施方式
如图2所示,是本发明实施例MOS晶体管的制造方法的流程图;如图3所示,是本发明实施例MOS晶体管的制造方法形成的器件结构图,本发明实施例MOS晶体管的制造方法包括如下步骤:
步骤一、在半导体衬底表面形成有第二导电类型阱1,在所述第二导电类型阱1的表面形成栅极结构,被所述栅极结构所覆盖区域的所述第二导电类型阱1表面用于形成沟道。
所述半导体衬底为硅衬底。
步骤二、进行轻掺杂漏站点工艺,包括如下分步骤:
步骤21、进行非结晶离子注入形成硅非晶化区4。
所述非结晶离子注入的注入杂质为硅或锗。
步骤22、进行碳离子注入形成碳阻挡区6,所述碳离子注入的次数至少包括两次,调节各次碳离子注入的注入角度和注入深度来调节所述碳阻挡区6的深度以及各深度处的所述碳阻挡区6的第一侧向所述栅极结构内侧延伸的横向距离,并保证后续形成的口袋注入区7位于所述碳阻挡区6的深度范围内且在各所述深度处所述碳阻挡区6的第一侧都位于所述口袋注入区7的第一侧的内侧,减少或防止所述口袋注入区7的第一侧向所述栅极结构所覆盖区域的所述第二导电类型阱1中扩散并进而减少或防止对沟道产生不利影响。
图3所示的本发明实施例方法中,步骤22中所述碳离子注入的次数为两次,第一次碳离子注入的注入深度大于第二次碳离子注入的注入深度以及所述第一次碳离子注入的注入角度小于所述第二碳离子注入的注入角度。所述第一次碳离子注入形成的注入区为区域6a,所述第二次碳离子注入形成的注入区为区域6b;可以看出,区域6a的深度更深,但是由于所述第一次碳离子注入的注入角度更小即更加接近90度,这样在靠近所述半导体衬底的表面位置处区域6a的第一侧会位于区域6b的第一侧的外侧,这样,区域6b正好可以补偿区域6a的第一侧向栅极内部延伸距离不足的缺陷。所以使得区域6a的能保证对所述口袋注入区7的底部的内侧覆盖,以及区域6a能保证对所述口袋注入区7的顶部的内侧覆盖。
步骤23、进行口袋离子注入形成所述口袋注入区7。
步骤24、进行轻掺杂漏注入形成轻掺杂漏区5。
所述轻掺杂漏区5的深度大于所述硅非晶化区4的深度,所述口袋注入区7的深度大于所述轻掺杂漏区5的深度。
所述非结晶离子注入、所述碳离子注入、所述口袋离子注入和所述轻掺杂漏注入都和所述栅极结构的侧面自对准。
还包括如下步骤:
步骤三、在所述栅极结构的侧面形成侧墙。
步骤四、以所述侧墙的侧面为自对准条件进行源漏注入在所述栅极结构的两侧形成源区8a和漏区8b。
本发明实施例中,MOS晶体管为NMOS管,所述第二导电类型为P型,所述口袋离子注入的注入杂质为P型杂质,所述轻掺杂漏注入的注入杂质为N型杂质,所述源漏注入的注入杂质为N型杂质。在其他实施例中也能为:MOS晶体管为PMOS管,所述第二导电类型为N型,所述口袋离子注入的注入杂质为N型杂质,所述轻掺杂漏注入的注入杂质为P型杂质,所述源漏注入的注入杂质为P型杂质。
图3中的,所述栅极结构由栅介质层2和多晶硅栅3叠加而成。
本发明实施例方法中,MOS晶体管为28nm以下工艺节点的HKMG类型器件,步骤一中的所述栅极结构为伪栅,所述伪栅在所述源区和所述漏区形成之后被去除,之后在所述伪栅的去除区域形成HKMG。
HKMG由高介电常数层组成栅介质层2和金属栅叠加而成。
所述高介电常数层的材料包括二氧化硅,氮化硅,三氧化二铝,五氧化二钽,氧化钇,硅酸铪氧化合物,二氧化铪,氧化镧,二氧化锆,钛酸锶,硅酸锆氧化合物。
所述金属栅的材料为Al。
在其他实施例方法中也能为:MOS晶体管为28nm以下工艺节点的LP类型器件即28LP类型器件,此时,所述栅介质层2为氮氧化硅层。
本发明实施例在轻掺杂漏站点工艺中对碳阻挡层的形成工艺做了特别的设定,主要是将碳阻挡层的碳离子注入分成了两次以上,各次碳离子注入的注入角度和注入深度不同,这样能够补偿单次碳离子注入所带来的不足,使得能同时是碳阻挡层的深度和各深度处的碳阻挡区6的第一侧向栅极结构内侧延伸的横向距离都得到调节,从而使得在各深度处都能实现碳阻挡区6的第一侧都位于口袋注入区7的第一侧的内侧,由于就能减少或防止口袋注入区7的第一侧向栅极结构所覆盖区域的第二导电类型阱1中扩散并进而减少或防止对沟道产生不利影响,从而能抑制沟道中的掺杂的随机波动,提高器件的稳定性。
由图3所示可知,区域6a和6b能保证对口袋注入区7的底部和顶部的内侧进行良好覆盖,使得口袋注入区7的杂质向沟道区域的扩散的量减少,从而能防止器件的阈值电压产生随机波动,提高器件的稳定性。
以上通过具体实施例对本发明进行了详细的说明,但这些并非构成对本发明的限制。在不脱离本发明原理的情况下,本领域的技术人员还可做出许多变形和改进,这些也应视为本发明的保护范围。
Claims (13)
1.一种MOS晶体管的制造方法,其特征在于,包括如下步骤:
步骤一、在半导体衬底表面形成有第二导电类型阱,在所述第二导电类型阱的表面形成栅极结构,被所述栅极结构所覆盖区域的所述第二导电类型阱表面用于形成沟道;
步骤二、进行轻掺杂漏站点工艺,包括如下分步骤:
步骤21、进行非结晶离子注入形成硅非晶化区;
步骤22、进行碳离子注入形成碳阻挡区,所述碳离子注入的次数至少包括两次,调节各次碳离子注入的注入角度和注入深度来调节所述碳阻挡区的深度以及各深度处的所述碳阻挡区的第一侧向所述栅极结构内侧延伸的横向距离,并保证后续形成的口袋注入区位于所述碳阻挡区的深度范围内且在各所述深度处所述碳阻挡区的第一侧都位于所述口袋注入区的第一侧的内侧,减少或防止所述口袋注入区的第一侧向所述栅极结构所覆盖区域的所述第二导电类型阱中扩散并进而减少或防止对沟道产生不利影响;
步骤22中所述碳离子注入的次数为两次,第一次碳离子注入的注入深度大于第二次碳离子注入的注入深度以及所述第一次碳离子注入的注入角度小于所述第二次碳离子注入的注入角度;
步骤23、进行口袋离子注入形成所述口袋注入区;
步骤24、进行轻掺杂漏注入形成轻掺杂漏区;
还包括如下步骤:
步骤三、在所述栅极结构的侧面形成侧墙;
步骤四、以所述侧墙的侧面为自对准条件进行源漏注入在所述栅极结构的两侧形成源区和漏区,所述源区和所述漏区的深度大于所述碳阻挡区的深度。
2.如权利要求1所述的MOS晶体管的制造方法,其特征在于:所述半导体衬底为硅衬底。
3.如权利要求2所述的MOS晶体管的制造方法,其特征在于:所述非结晶离子注入的注入杂质为硅或锗。
4.如权利要求1所述的MOS晶体管的制造方法,其特征在于:所述轻掺杂漏区的深度大于所述硅非晶化区的深度,所述口袋注入区的深度大于所述轻掺杂漏区的深度。
5.如权利要求1所述的MOS晶体管的制造方法,其特征在于:所述非结晶离子注入、所述碳离子注入、所述口袋离子注入和所述轻掺杂漏注入都和所述栅极结构的侧面自对准。
6.如权利要求1所述的MOS晶体管的制造方法,其特征在于:MOS晶体管为NMOS管,所述第二导电类型为P型,所述口袋离子注入的注入杂质为P型杂质,所述轻掺杂漏注入的注入杂质为N型杂质,所述源漏注入的注入杂质为N型杂质。
7.如权利要求1所述的MOS晶体管的制造方法,其特征在于:MOS晶体管为PMOS管,所述第二导电类型为N型,所述口袋离子注入的注入杂质为N型杂质,所述轻掺杂漏注入的注入杂质为P型杂质,所述源漏注入的注入杂质为P型杂质。
8.如权利要求1所述的MOS晶体管的制造方法,其特征在于:所述栅极结构由栅介质层和多晶硅栅叠加而成。
9.如权利要求8所述的MOS晶体管的制造方法,其特征在于:MOS晶体管为28nm以下工艺节点的LP类型器件,所述栅介质层为氮氧化硅层。
10.如权利要求8所述的MOS晶体管的制造方法,其特征在于:MOS晶体管为28nm以下工艺节点的HKMG类型器件,步骤一中的所述栅极结构为伪栅,所述伪栅在所述源区和所述漏区形成之后被去除,之后在所述伪栅的去除区域形成HKMG。
11.如权利要求10所述的MOS晶体管的制造方法,其特征在于:HKMG由高介电常数层组成栅介质层和金属栅叠加而成。
12.如权利要求11所述的MOS晶体管的制造方法,其特征在于:所述高介电常数层的材料选自二氧化硅,氮化硅,三氧化二铝,五氧化二钽,氧化钇,硅酸铪氧化合物,二氧化铪,氧化镧,二氧化锆,钛酸锶,硅酸锆氧化合物。
13.如权利要求11所述的MOS晶体管的制造方法,其特征在于:所述金属栅的材料为Al。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811267610.2A CN109473357B (zh) | 2018-10-29 | 2018-10-29 | Mos晶体管的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201811267610.2A CN109473357B (zh) | 2018-10-29 | 2018-10-29 | Mos晶体管的制造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN109473357A CN109473357A (zh) | 2019-03-15 |
CN109473357B true CN109473357B (zh) | 2022-05-27 |
Family
ID=65666303
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201811267610.2A Active CN109473357B (zh) | 2018-10-29 | 2018-10-29 | Mos晶体管的制造方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN109473357B (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111048510A (zh) * | 2019-12-25 | 2020-04-21 | 上海华力集成电路制造有限公司 | 一种FinFET源漏外延三层结构及其形成方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1469488A (zh) * | 2002-06-24 | 2004-01-21 | ��ʿͨ��ʽ���� | 半导体器件及其制备方法 |
CN1855540A (zh) * | 2005-04-25 | 2006-11-01 | 台湾积体电路制造股份有限公司 | 半导体元件及其制造方法 |
CN105702582A (zh) * | 2014-11-27 | 2016-06-22 | 中芯国际集成电路制造(上海)有限公司 | 晶体管的形成方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7741699B2 (en) * | 2006-06-09 | 2010-06-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device having ultra-shallow and highly activated source/drain extensions |
CN101312208B (zh) * | 2007-05-23 | 2010-09-29 | 中芯国际集成电路制造(上海)有限公司 | Nmos晶体管及其形成方法 |
CN101459082B (zh) * | 2007-12-13 | 2011-03-23 | 中芯国际集成电路制造(上海)有限公司 | Mos晶体管及其形成方法 |
CN102623341B (zh) * | 2011-01-28 | 2016-07-13 | 中芯国际集成电路制造(上海)有限公司 | 一种mos晶体管的制造方法 |
JP2012256668A (ja) * | 2011-06-08 | 2012-12-27 | Panasonic Corp | 半導体装置及びその製造方法 |
US8653607B2 (en) * | 2011-06-17 | 2014-02-18 | Texas Instruments Incorporated | Method for 1/F noise reduction in NMOS devices |
-
2018
- 2018-10-29 CN CN201811267610.2A patent/CN109473357B/zh active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1469488A (zh) * | 2002-06-24 | 2004-01-21 | ��ʿͨ��ʽ���� | 半导体器件及其制备方法 |
CN1855540A (zh) * | 2005-04-25 | 2006-11-01 | 台湾积体电路制造股份有限公司 | 半导体元件及其制造方法 |
CN105702582A (zh) * | 2014-11-27 | 2016-06-22 | 中芯国际集成电路制造(上海)有限公司 | 晶体管的形成方法 |
Also Published As
Publication number | Publication date |
---|---|
CN109473357A (zh) | 2019-03-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101647108B (zh) | 在场效应晶体管中形成不对称叠加电容的结构和方法 | |
US10395931B2 (en) | LDMOS transistor, ESD device, and fabrication method thereof | |
US5736440A (en) | Semiconductor processing method of forming complementary NMOS and PMOS field effect transistors on a substrate | |
US20010042889A1 (en) | Semiconductor device with a halo structure | |
US7799627B2 (en) | Multi device and method of manufacturing the same | |
KR20060053174A (ko) | 고성능 0.1 서브마이크론 트랜지스터를 위한소스/드레인 구조물 | |
US8669170B2 (en) | Methods of reducing gate leakage | |
US5786252A (en) | Method of manufacturing a semiconductor device, and semiconductor device manufactured by such a method | |
CN109473357B (zh) | Mos晶体管的制造方法 | |
CN106486352B (zh) | 高k金属栅极结构、鳍式场效应晶体管及其制作方法 | |
US6559016B2 (en) | Method of manufacturing low-leakage, high-performance device | |
US8822297B2 (en) | Method of fabricating MOS device | |
US20230070135A1 (en) | Method for forming semiconductor structure | |
US11527536B2 (en) | Semiconductor structure with gate electrode doping | |
KR100854892B1 (ko) | 고전압 소자의 제조 방법 | |
US20080160710A1 (en) | Method of fabricating mosfet device | |
US6509237B2 (en) | Flash memory cell fabrication sequence | |
KR100532953B1 (ko) | 피모스 소자의 제조방법 | |
KR100628241B1 (ko) | 반도체 소자의 제조 방법 | |
US20220406935A1 (en) | Asymmetric semiconductor device including ldd region and manufacturing method thereof | |
KR100835519B1 (ko) | 반도체 소자의 제조 방법 | |
KR100342864B1 (ko) | 반도체 소자의 듀얼 게이트 형성 방법 | |
KR100271801B1 (ko) | 반도체장치의 제조방법 | |
KR100333356B1 (ko) | 반도체장치의 제조방법 | |
KR100537272B1 (ko) | 반도체 소자의 제조 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |