CN109314067B - 在逻辑及热点检验中使用z层上下文来改善灵敏度及抑制干扰的系统及方法 - Google Patents

在逻辑及热点检验中使用z层上下文来改善灵敏度及抑制干扰的系统及方法 Download PDF

Info

Publication number
CN109314067B
CN109314067B CN201780035591.8A CN201780035591A CN109314067B CN 109314067 B CN109314067 B CN 109314067B CN 201780035591 A CN201780035591 A CN 201780035591A CN 109314067 B CN109314067 B CN 109314067B
Authority
CN
China
Prior art keywords
wafer
design file
critical regions
processor
layers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201780035591.8A
Other languages
English (en)
Chinese (zh)
Other versions
CN109314067A (zh
Inventor
P·K·佩拉利
李胡成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
KLA Corp
Original Assignee
KLA Tencor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by KLA Tencor Corp filed Critical KLA Tencor Corp
Publication of CN109314067A publication Critical patent/CN109314067A/zh
Application granted granted Critical
Publication of CN109314067B publication Critical patent/CN109314067B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • H10P74/232Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes comprising connection or disconnection of parts of a device in response to a measurement
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00Image analysis
    • G06T7/0002Inspection of images, e.g. flaw detection
    • G06T7/0004Industrial image inspection
    • G06T7/0006Industrial image inspection using a design-rule based approach
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00Image analysis
    • G06T7/0002Inspection of images, e.g. flaw detection
    • G06T7/0004Industrial image inspection
    • G06T7/001Industrial image inspection using an image reference approach
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T7/00Image analysis
    • G06T7/70Determining position or orientation of objects or cameras
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/20Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by the properties tested or measured, e.g. structural or electrical properties
    • H10P74/203Structural properties, e.g. testing or measuring thicknesses, line widths, warpage, bond strengths or physical defects
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/23Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes
    • H10P74/235Testing or measuring during manufacture or treatment of wafers, substrates or devices characterised by multiple measurements, corrections, marking or sorting processes comprising optical enhancement of defects or not-directly-visible states
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P74/00Testing or measuring during manufacture or treatment of wafers, substrates or devices
    • H10P74/27Structural arrangements therefor
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00Indexing scheme for image analysis or image enhancement
    • G06T2207/10Image acquisition modality
    • G06T2207/10056Microscopic image
    • G06T2207/10061Microscopic image from scanning electron microscope
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00Indexing scheme for image analysis or image enhancement
    • G06T2207/30Subject of image; Context of image processing
    • G06T2207/30108Industrial image inspection
    • G06T2207/30148Semiconductor; IC; Wafer

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Investigating Materials By The Use Of Optical Means Adapted For Particular Applications (AREA)
  • Manufacturing & Machinery (AREA)
CN201780035591.8A 2016-06-29 2017-06-16 在逻辑及热点检验中使用z层上下文来改善灵敏度及抑制干扰的系统及方法 Active CN109314067B (zh)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201662356499P 2016-06-29 2016-06-29
US62/356,499 2016-06-29
US15/600,784 US10304177B2 (en) 2016-06-29 2017-05-21 Systems and methods of using z-layer context in logic and hot spot inspection for sensitivity improvement and nuisance suppression
US15/600,784 2017-05-21
PCT/US2017/037934 WO2018005132A1 (en) 2016-06-29 2017-06-16 Systems and methods of using z-layer context in logic and hot spot inspection for sensitivity improvement and nuisance suppression

Publications (2)

Publication Number Publication Date
CN109314067A CN109314067A (zh) 2019-02-05
CN109314067B true CN109314067B (zh) 2020-07-17

Family

ID=60786349

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201780035591.8A Active CN109314067B (zh) 2016-06-29 2017-06-16 在逻辑及热点检验中使用z层上下文来改善灵敏度及抑制干扰的系统及方法

Country Status (7)

Country Link
US (1) US10304177B2 (https=)
JP (1) JP6906044B2 (https=)
KR (1) KR102201122B1 (https=)
CN (1) CN109314067B (https=)
IL (1) IL263315B (https=)
TW (1) TWI730133B (https=)
WO (1) WO2018005132A1 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11320742B2 (en) * 2018-10-31 2022-05-03 Taiwan Semiconductor Manufacturing Company Ltd. Method and system for generating photomask patterns
US11557031B2 (en) * 2019-11-21 2023-01-17 Kla Corporation Integrated multi-tool reticle inspection
US11887296B2 (en) * 2021-07-05 2024-01-30 KLA Corp. Setting up care areas for inspection of a specimen
KR102657751B1 (ko) * 2021-08-19 2024-04-16 주식회사 크레셈 학습모델을 이용한 기판 검사 방법

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6215896B1 (en) 1995-09-29 2001-04-10 Advanced Micro Devices System for enabling the real-time detection of focus-related defects
US20070131877A9 (en) * 1999-11-29 2007-06-14 Takashi Hiroi Pattern inspection method and system therefor
JP2001331784A (ja) 2000-05-18 2001-11-30 Hitachi Ltd 欠陥分類方法及びその装置
EP1309875A2 (en) 2000-08-11 2003-05-14 Therma-Wave, Inc. Device and method for optical inspection of semiconductor wafer
US6918101B1 (en) * 2001-10-25 2005-07-12 Kla -Tencor Technologies Corporation Apparatus and methods for determining critical area of semiconductor design data
WO2004008245A2 (en) 2002-07-12 2004-01-22 Cadence Design Systems, Inc. Method and system for context-specific mask inspection
US9002497B2 (en) * 2003-07-03 2015-04-07 Kla-Tencor Technologies Corp. Methods and systems for inspection of wafers and reticles using designer intent data
KR101565071B1 (ko) * 2005-11-18 2015-11-03 케이엘에이-텐코 코포레이션 검사 데이터와 조합하여 설계 데이터를 활용하는 방법 및 시스템
US7570796B2 (en) * 2005-11-18 2009-08-04 Kla-Tencor Technologies Corp. Methods and systems for utilizing design data in combination with inspection data
US8041103B2 (en) 2005-11-18 2011-10-18 Kla-Tencor Technologies Corp. Methods and systems for determining a position of inspection data in design data space
US7676077B2 (en) * 2005-11-18 2010-03-09 Kla-Tencor Technologies Corp. Methods and systems for utilizing design data in combination with inspection data
US7496874B2 (en) * 2005-12-21 2009-02-24 Inetrnational Business Machines Corporation Semiconductor yield estimation
WO2008077100A2 (en) 2006-12-19 2008-06-26 Kla-Tencor Corporation Systems and methods for creating inspection recipes
US8194968B2 (en) 2007-01-05 2012-06-05 Kla-Tencor Corp. Methods and systems for using electrical information for a device being fabricated on a wafer to perform one or more defect-related functions
US8799831B2 (en) * 2007-05-24 2014-08-05 Applied Materials, Inc. Inline defect analysis for sampling and SPC
US7962864B2 (en) * 2007-05-24 2011-06-14 Applied Materials, Inc. Stage yield prediction
US8126255B2 (en) * 2007-09-20 2012-02-28 Kla-Tencor Corp. Systems and methods for creating persistent data for a wafer and for using persistent data for inspection-related functions
US8223327B2 (en) 2009-01-26 2012-07-17 Kla-Tencor Corp. Systems and methods for detecting defects on a wafer
US20110296362A1 (en) * 2009-02-04 2011-12-01 Tamao Ishikawa Semiconductor defect integrated projection method and defect inspection support apparatus equipped with semiconductor defect integrated projection function
US8559001B2 (en) 2010-01-11 2013-10-15 Kla-Tencor Corporation Inspection guided overlay metrology
US8781781B2 (en) 2010-07-30 2014-07-15 Kla-Tencor Corp. Dynamic care areas
US20120316855A1 (en) * 2011-06-08 2012-12-13 Kla-Tencor Corporation Using Three-Dimensional Representations for Defect-Related Applications
US9087367B2 (en) * 2011-09-13 2015-07-21 Kla-Tencor Corp. Determining design coordinates for wafer defects
US8826200B2 (en) * 2012-05-25 2014-09-02 Kla-Tencor Corp. Alteration for wafer inspection
JP6255152B2 (ja) 2012-07-24 2017-12-27 株式会社日立ハイテクノロジーズ 検査装置
US9189844B2 (en) * 2012-10-15 2015-11-17 Kla-Tencor Corp. Detecting defects on a wafer using defect-specific information
US9311698B2 (en) 2013-01-09 2016-04-12 Kla-Tencor Corp. Detecting defects on a wafer using template image matching
US9092846B2 (en) * 2013-02-01 2015-07-28 Kla-Tencor Corp. Detecting defects on a wafer using defect-specific and multi-channel information
US8984450B2 (en) * 2013-03-14 2015-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Method and apparatus for extracting systematic defects
US9310320B2 (en) * 2013-04-15 2016-04-12 Kla-Tencor Corp. Based sampling and binning for yield critical defects
US9183624B2 (en) 2013-06-19 2015-11-10 Kla-Tencor Corp. Detecting defects on a wafer with run time use of design data
US9715725B2 (en) 2013-12-21 2017-07-25 Kla-Tencor Corp. Context-based inspection for dark field inspection
US9401016B2 (en) 2014-05-12 2016-07-26 Kla-Tencor Corp. Using high resolution full die image data for inspection

Also Published As

Publication number Publication date
TW201810482A (zh) 2018-03-16
IL263315B (en) 2020-08-31
JP6906044B2 (ja) 2021-07-21
US20180005367A1 (en) 2018-01-04
KR20190014103A (ko) 2019-02-11
WO2018005132A1 (en) 2018-01-04
IL263315A (en) 2018-12-31
TWI730133B (zh) 2021-06-11
JP2019527475A (ja) 2019-09-26
KR102201122B1 (ko) 2021-01-08
CN109314067A (zh) 2019-02-05
US10304177B2 (en) 2019-05-28

Similar Documents

Publication Publication Date Title
JP5284792B2 (ja) 検査サンプル上で検出された欠陥分類のための方法とシステム
KR102019534B1 (ko) 결함 특유의, 다중 채널 정보를 이용한 웨이퍼 상의 결함 검출
US8073240B2 (en) Computer-implemented methods, computer-readable media, and systems for identifying one or more optical modes of an inspection system as candidates for use in inspection of a layer of a wafer
KR102369848B1 (ko) 관심 패턴 이미지 집단에 대한 이상치 검출
US7747062B2 (en) Methods, defect review tools, and systems for locating a defect in a defect review process
US11010886B2 (en) Systems and methods for automatic correction of drift between inspection and design for massive pattern searching
JP6472447B2 (ja) フォトマスク欠陥性における変化の監視
CN107078073A (zh) 用于工艺窗口特征化的虚拟检验系统
TW201629811A (zh) 判定用於樣本上之關注區域之座標
CN111837227B (zh) 用于确定在晶片上所检测到的缺陷位于上面的层的系统
TWI861415B (zh) 偵測缺陷之系統及方法及相關非暫時性電腦可讀媒體
CN109314067B (zh) 在逻辑及热点检验中使用z层上下文来改善灵敏度及抑制干扰的系统及方法
CN114402192A (zh) 用于晶片缺陷检测的基于变化的分段
US11710227B2 (en) Design-to-wafer image correlation by combining information from multiple collection channels
TW202316105A (zh) 設置用於檢查樣品之關注區域
US11308606B2 (en) Design-assisted inspection for DRAM and 3D NAND devices
KR20210138144A (ko) 검사를 위한 결함 후보 생성
KR20250130191A (ko) 뉴슨스 억제를 위한 패턴 분할

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant