CN1088941C - 同步二进制计数器 - Google Patents

同步二进制计数器 Download PDF

Info

Publication number
CN1088941C
CN1088941C CN94118088A CN94118088A CN1088941C CN 1088941 C CN1088941 C CN 1088941C CN 94118088 A CN94118088 A CN 94118088A CN 94118088 A CN94118088 A CN 94118088A CN 1088941 C CN1088941 C CN 1088941C
Authority
CN
China
Prior art keywords
counting stage
signal
carry signal
stage
carry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN94118088A
Other languages
English (en)
Chinese (zh)
Other versions
CN1109660A (zh
Inventor
李始烈
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of CN1109660A publication Critical patent/CN1109660A/zh
Application granted granted Critical
Publication of CN1088941C publication Critical patent/CN1088941C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/40—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
    • G06F7/42—Adding; Subtracting
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
    • H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
    • H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Electromagnetism (AREA)
  • Dram (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Inverter Devices (AREA)
  • Manipulation Of Pulses (AREA)
CN94118088A 1993-11-08 1994-11-08 同步二进制计数器 Expired - Fee Related CN1088941C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR23598/93 1993-11-08
KR1019930023598A KR950015184B1 (ko) 1993-11-08 1993-11-08 동기식 이진카운터

Publications (2)

Publication Number Publication Date
CN1109660A CN1109660A (zh) 1995-10-04
CN1088941C true CN1088941C (zh) 2002-08-07

Family

ID=19367538

Family Applications (1)

Application Number Title Priority Date Filing Date
CN94118088A Expired - Fee Related CN1088941C (zh) 1993-11-08 1994-11-08 同步二进制计数器

Country Status (7)

Country Link
US (1) US5559844A (cg-RX-API-DMAC7.html)
JP (1) JP3629050B2 (cg-RX-API-DMAC7.html)
KR (1) KR950015184B1 (cg-RX-API-DMAC7.html)
CN (1) CN1088941C (cg-RX-API-DMAC7.html)
DE (1) DE4439929C2 (cg-RX-API-DMAC7.html)
GB (1) GB2284082B (cg-RX-API-DMAC7.html)
TW (1) TW287332B (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1321500C (zh) * 2004-04-14 2007-06-13 武汉大学 一种高速同步计数器

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5692026A (en) * 1996-05-31 1997-11-25 Hewlett-Packard Company Apparatus for reducing capacitive loading of clock and shift signals by shifting register-based devices
US6031887A (en) * 1997-07-30 2000-02-29 Lucent Technolgies Inc. High-speed binary synchronous counter
US5946369A (en) * 1997-07-30 1999-08-31 Lucent Technologies Inc. High-speed binary synchronous counter with precomputation of carry-independent terms
US6642758B1 (en) * 1998-11-03 2003-11-04 Altera Corporation Voltage, temperature, and process independent programmable phase shift for PLL
US7109765B1 (en) 1998-11-03 2006-09-19 Altera Corporation Programmable phase shift circuitry
US6470064B2 (en) * 2000-01-11 2002-10-22 Raytheon Company Extended length counter chains in FPGA logic
US6707874B2 (en) 2002-04-15 2004-03-16 Charles Douglas Murphy Multiple-output counters for analog-to-digital and digital-to-analog conversion
US20040024803A1 (en) * 2002-07-31 2004-02-05 Allen Montijo Cascaded modified PRBS counters form easily programmed and efficient large counter
US7149275B1 (en) * 2004-01-29 2006-12-12 Xilinx, Inc. Integrated circuit and method of implementing a counter in an integrated circuit
CN102609317B (zh) * 2012-01-13 2014-05-14 从兴技术有限公司 一种信号量的处理方法及系统
US12040797B2 (en) * 2022-05-23 2024-07-16 Changxin Memory Technologies, Inc. Counter circuit

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960003526B1 (ko) * 1992-10-02 1996-03-14 삼성전자주식회사 반도체 메모리장치
US4513432A (en) * 1982-06-30 1985-04-23 At&T Bell Laboratories Multiple self-contained logic gate counter circuit
US4621370A (en) * 1984-05-29 1986-11-04 Gte Communication Systems Corporation Binary synchronous count and clear bit-slice module
US4741006A (en) * 1984-07-12 1988-04-26 Kabushiki Kaisha Toshiba Up/down counter device with reduced number of discrete circuit elements
JPS6240824A (ja) * 1985-08-19 1987-02-21 Toshiba Corp 同期型バイナリカウンタ
JPS62165433A (ja) * 1986-01-17 1987-07-22 Matsushita Electric Ind Co Ltd 同期型カウンタ回路
US4780894A (en) * 1987-04-17 1988-10-25 Lsi Logic Corporation N-bit gray code counter
US4856035A (en) * 1988-05-26 1989-08-08 Raytheon Company CMOS binary up/down counter
JP2733251B2 (ja) * 1988-06-30 1998-03-30 シャープ株式会社 同期式プログラマブルカウンタ
US4924484A (en) * 1988-10-27 1990-05-08 International Business Machines Corp. High speed digital counter
JPH04239819A (ja) * 1991-01-24 1992-08-27 Oki Electric Ind Co Ltd 同期式カウンタ
DE4201776C1 (en) * 1992-01-23 1993-09-16 Hurth Maschinen Und Werkzeuge Gmbh, 8000 Muenchen, De Synchronous dual counter stage using flip=flops - has AND=gate receiving all flip=flop outputs controlling memory flip=flop coupled to transfer output of dual counter stage
US5237597A (en) * 1992-03-20 1993-08-17 Vlsi Technology, Inc. Binary counter compiler with balanced carry propagation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1321500C (zh) * 2004-04-14 2007-06-13 武汉大学 一种高速同步计数器

Also Published As

Publication number Publication date
KR950015061A (ko) 1995-06-16
GB9422528D0 (en) 1995-01-04
GB2284082A (en) 1995-05-24
TW287332B (cg-RX-API-DMAC7.html) 1996-10-01
JPH07193492A (ja) 1995-07-28
DE4439929A1 (de) 1995-05-11
GB2284082B (en) 1998-02-11
JP3629050B2 (ja) 2005-03-16
DE4439929C2 (de) 2000-07-06
KR950015184B1 (ko) 1995-12-23
US5559844A (en) 1996-09-24
CN1109660A (zh) 1995-10-04

Similar Documents

Publication Publication Date Title
US6317381B1 (en) Method and system for adaptively adjusting control signal timing in a memory device
CN1088941C (zh) 同步二进制计数器
US5396110A (en) Pulse generator circuit and method
US6198327B1 (en) Pulse generator with improved high speed performance for generating a constant pulse width
JP3252678B2 (ja) 同期式半導体メモリ
US6192004B1 (en) Semiconductor integrated circuit
US5610874A (en) Fast burst-mode synchronous random access memory device
KR100238869B1 (ko) 버스트 모드 신호를 제공하기 위한 반도체 메모리 장치
US6188640B1 (en) Data output circuits for semiconductor memory devices
US5629903A (en) Semiconductor memory device
US5742190A (en) Method and apparatus for clocking latches in a system having both pulse latches and two-phase latches
US5668982A (en) System and method for using a half-clock module to implement computer timing control circuitry
KR20220120652A (ko) 클록 생성 회로 및 이를 사용하는 래치, 그리고 연산 장치
JPH09312553A (ja) 論理回路
JP2000030460A (ja) パイプラインド・デュアル・ポ―ト集積回路メモリ
US5956502A (en) Method and circuit for producing high-speed counts
CN1105419C (zh) 交错式和顺序式计数器
US6194938B1 (en) Synchronous integrated clock circuit
US4918657A (en) Semiconductor memory device provided with an improved precharge and enable control circuit
US5561674A (en) Synchronous counter and method for propagation carry of the same
KR100471145B1 (ko) 카운터
JPH02164127A (ja) ２相クロックカウンタおよびカウンタセル
TWI832418B (zh) 時鐘計數器、時鐘計數方法及存儲裝置
US5963501A (en) Dynamic clock signal generating circuit for use in synchronous dynamic random access memory devices
CN100421096C (zh) 高速数据传输器及其传输方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee