CN108107637A - 一种薄膜晶体管液晶显示器阵列基板及其制作方法 - Google Patents

一种薄膜晶体管液晶显示器阵列基板及其制作方法 Download PDF

Info

Publication number
CN108107637A
CN108107637A CN201711188692.7A CN201711188692A CN108107637A CN 108107637 A CN108107637 A CN 108107637A CN 201711188692 A CN201711188692 A CN 201711188692A CN 108107637 A CN108107637 A CN 108107637A
Authority
CN
China
Prior art keywords
layer
film transistor
thin
line
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711188692.7A
Other languages
English (en)
Inventor
徐向阳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201711188692.7A priority Critical patent/CN108107637A/zh
Priority to PCT/CN2017/117734 priority patent/WO2019100502A1/zh
Priority to US15/739,271 priority patent/US10914998B2/en
Publication of CN108107637A publication Critical patent/CN108107637A/zh
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136209—Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3648—Control of matrices with row and column drivers using an active matrix
    • G09G3/3659—Control of matrices with row and column drivers using an active matrix the addressing of the pixel involving the control of two or more scan electrodes or two or more data electrodes, e.g. pixel voltage dependant on signal of two data electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/02274—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition in the presence of a plasma [PECVD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1288—Multistep manufacturing methods employing particular masking sequences or specially adapted masks, e.g. half-tone mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259—Multistep manufacturing methods
    • H01L27/1296—Multistep manufacturing methods adapted to increase the uniformity of device parameters
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136222—Colour filters incorporated in the active matrix substrate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/13625—Patterning using multi-mask exposure
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136286—Wiring, e.g. gate line, drain line
    • G02F1/136295—Materials; Compositions; Manufacture processes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2300/00—Aspects of the constitution of display devices
    • G09G2300/04—Structural and physical details of display devices
    • G09G2300/0421—Structural details of the set of electrodes
    • G09G2300/0426—Layout of electrodes and connections
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224—Details of interlacing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00—Command of the display device
    • G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0224—Details of interlacing
    • G09G2310/0227—Details of interlacing related to multiple interlacing, i.e. involving more fields than just one odd field and one even field

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Computer Hardware Design (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mathematical Physics (AREA)
  • Optics & Photonics (AREA)
  • Manufacturing & Machinery (AREA)
  • Theoretical Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Plasma & Fusion (AREA)
  • Liquid Crystal (AREA)
  • Thin Film Transistor (AREA)

Abstract

本发明公开了一种薄膜晶体管液晶显示器阵列基板及其制作方法，本发明的阵列基板包括多条数据线、多条虚设数据线、多条第一栅极线和多条第二栅极线，多条数据线和多条虚设数据线呈纵向交替间隔布置，多条第一栅极线和多条第二栅极线呈横向交替间隔布置，在多条数据线、多条虚设数据线、多条第一栅极线和多条第二栅极线之间围设有多组像素单元，每组像素单元均包括一奇数列第一薄膜晶体管和一偶数列第二薄膜晶体管；各虚设数据线的两端分别通过一共同电压电极线连接，共同电压电极线横向设置在基板上。本发明的制作方法包括形成多条栅极线和两条共同公共电极线，形成源极、漏极和多条数据线，形成多个像素电极和多条虚设数据线。

Description

一种薄膜晶体管液晶显示器阵列基板及其制作方法
技术领域
本发明涉及一种薄膜晶体管液晶显示器阵列基板及其制作方法，属于液晶显示技术领域。
背景技术
随着液晶显示技术的发展，目前3D(三维空间)和曲面已经在大尺寸显示方面得到了广泛应用，同时随着4K(3840×2160像素分辨率)和8K(7680×4320像素分辨率)等高解析度的发展，像素尺寸需要越来越小。像素尺寸越小时，液晶面板开口率也会越低，同时，数据线1的线宽和黑色矩阵(BM)2遮光层也会越来越细(如图1所示)。然而，当液晶面板完成曲面时，由于黑色矩阵2和数据线1之间存在的shift(相对位移)会使得开口率更低，如果相对位移过大，则不仅会使像素周边漏光，而且会降低液晶面板的对比度，因此，为了改善曲面液晶显示屏上基板3、下基板4之间的相对位移对显示效果的影响，如图2所示，设计人员通常会去除上基板3侧位于数据线1正投影侧的黑色矩阵(用于遮光)，并在下基板4侧位于数据线1正上方的位置制作遮光电极线5。下基板4侧的遮光电极线5与上基板3侧的公共电极6保持一个较小的压差，并利用液晶层7进行遮光，这种技术叫做Data BM less(DBS)技术，能够使液晶分子保持不偏转的状态，从而起到遮光的目的。在传统的DBS技术中，液晶面板阵列基板均采用遮光电极线5网状结构导通(1D2G结构，如图3所示)。但是，由于遮光电极线5的阻抗大，因此导致遮光电极线5的电压驱动均匀性相对较差。
发明内容
针对上述问题，本发明的目的是提供一种能够实现遮光电极线的电压驱动均匀性好的薄膜晶体管液晶显示器阵列基板及其制作方法。
为实现上述目的，本发明采取以下技术方案：一种薄膜晶体管液晶显示器阵列基板，包括基板，在所述基板上设置有多条数据线、多条虚设数据线、多条第一栅极线和多条第二栅极线，多条所述数据线和多条所述虚设数据线呈纵向交替间隔布置，多条所述第一栅极线和多条所述第二栅极线呈横向交替间隔布置，在多条所述数据线、多条所述虚设数据线、多条所述第一栅极线和多条所述第二栅极线之间围设有多组像素单元，每组所述像素单元均包括一奇数列第一薄膜晶体管和一偶数列第二薄膜晶体管，每组两相邻的所述第一薄膜晶体管和所述第二薄膜晶体管的源极共同连接在所述数据线上，每组相邻的两所述第一薄膜晶体管和所述第二薄膜晶体管的栅极均分别连接在所述第一栅极线和所述第二栅极线上，各所述第一薄膜晶体管和所述第二薄膜晶体管的漏极均连接一像素电极，各所述虚设数据线的两端分别通过一共同电压电极线连接，所述共同电压电极线横向设置在所述基板上。
在每一所述数据线的上方均设置有一遮光电极线，多个所述遮光电极线与多个所述像素电极之间呈交替间隔布置。
各所述虚设数据线的两端分别通过过孔共同连接在共同电压电极线上。
每列所述第一薄膜晶体管均包括多个间隔布置的所述第一薄膜晶体管，每列所述第二薄膜晶体管均包括多个间隔布置的所述第二薄膜晶体管。
一种薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，包括以下步骤：1)在基板上沉积第一金属层，通过光刻工艺形成多条第一栅极线、多条第二栅极线和两条共同电压电极线；2)在第一金属层的表面沉积栅绝缘层，并在栅绝缘层的表面沉积半导体活性层，接着在半导体活性层的表面形成欧姆接触层；3)在硅岛结构的表面沉积第二金属层，通过光刻工艺形成源极、漏极和多条数据线；4)在第二金属层的表面沉积第一绝缘保护层；5)利用黄光工艺制作红色色组、绿色色组和蓝色色组；6)在半导体活性层、源极和漏极的外部沉积第二层绝缘保护层，通过光刻工艺形成过孔；7)在第二绝缘保护层的表面沉积透明导电层，通过光刻工艺形成多个像素电极和多条虚设数据线，且将各虚设数据线的两端分别通过过孔连接在两条共同电压电极线上。
在所述步骤1)中，在基板上通过物理气相沉积形成第一金属层，第一金属层采用铝、钼、铜或合金制成，第一金属层的厚度为3000～6000埃米；在第一金属层上通过掩模板依次进行曝光、显影、湿刻和剥离形成多条第一栅极线、多条第二栅极线和两条共同电压电极线。
在所述步骤2)中，在第一金属层的表面通过等离子体增强化学气相沉积形成栅绝缘层，栅绝缘层为氮化硅膜或氧化硅膜，栅绝缘层的厚度为2000～5000埃米；在欧姆接触层上通过掩模板依次进行曝光、显影、干刻和剥离形成硅岛结构；半导体活性层为非晶硅层，半导体活性层的厚度为1500～3000埃米。
在所述步骤3)中，第二金属层采用铝、钼、铜或合金制成，第二金属层的厚度为3000～6000埃米，在第二金属层上通过灰色调掩模板依次进行曝光、显影、一次金属蚀刻、一次干刻、两次蚀刻、两次干刻和剥离形成源极、漏极和多条数据线。
在所述步骤4)中，在第二金属层的表面通过等离子体增强化学气相沉积形成第一绝缘保护层，第一绝缘保护层为氮化硅膜或氧化硅膜，第一绝缘保护层的厚度为500～2000埃米。
在所述步骤6)中，在半导体活性层、源极和漏极的外部通过等离子体增强化学气相沉积形成第二层绝缘保护层，第二绝缘保护层为氮化硅膜或氧化硅膜，第二绝缘保护层的厚度为500～2000埃米，在第二绝缘保护层上通过掩模板依次进行曝光、显影、干刻和剥离形成过孔；在所述步骤7)中，在第二绝缘保护层的表面通过物理气相沉积形成透明导电层，透明导电层的厚度为400～1000埃米，在透明导电层上通过掩模板依次进行曝光、显影、蚀刻和剥离形成多个像素电极和多条虚设电极线。
本发明由于采取以上技术方案，其具有以下优点：本发明设置了多条虚设数据线，在各虚设数据线的两端分别通过一共同电压电极线连接，能够降低各遮光电极线的阻抗，从而能够实现遮光电极线的电压驱动均匀性好。
本发明的其它特征和优点将在随后的说明书中阐述，并且，部分的从说明书中变得显而易见，或者通过实施本发明而了解。本发明的目的和其他优点可通过在说明书、权利要求书以及附图中所特别指出的结构来实现和获得。
附图说明
为了更清楚的说明本发明实施例中的技术方案，下面将对实施例描述中所需要的附图做简单的介绍：
图1是已有技术设置黑色矩阵遮光层的结构示意图；
图2是已有技术去除黑色矩阵遮光层后设置遮光电极线的结构示意图；
图3是已有技术液晶面板阵列基板的结构示意图；
图4是本发明阵列基板的结构示意图；
图5是本发明像素电极和遮光电极线的结构示意图；
图6是本发明栅极线的结构示意图；
图7是本发明数据线和薄膜晶体管源极、漏极的结构示意图。
具体实施方式
以下将结合附图及实施例来详细说明本发明的实施方式，借此对本发明如何应用技术手段来解决技术问题，并达成技术效果的实现过程能充分理解并据以实施。需要说明的是，只要不构成冲突，本发明中的各个实施例以及各实施例中的各个特征可以相互结合，所形成的技术方案均在本发明的保护范围之内。本发明所提到的方向用语例如「上」、「下」等，仅是参考附加图式的方式。因此，使用的方向用语是用以说明及理解本发明，而非用以限制本发明。
如图4所示，本发明提出的薄膜晶体管液晶显示器阵列基板，包括设置在基板上的多条数据线1、多条虚设数据线8、多条第一栅极线9和多条第二栅极线10。其中，多条数据线1和多条虚设数据线8呈纵向交替间隔布置，多条第一栅极线9和多条第二栅极线10呈横向交替间隔布置。在多条数据线1、多条虚设数据线8、多条第一栅极线9和多条第二栅极线10之间围设有多组像素单元。每组像素单元均包括一奇数列第一薄膜晶体管11和一偶数列第二薄膜晶体管12。每组两相邻的第一薄膜晶体管11和第二薄膜晶体管12的源极共同连接在数据线1上，能够将数据信号输入至第一薄膜晶体管10和第二薄膜晶体管11上，以驱动相应的像素单元，从而使像素显示。每组相邻的两第一薄膜晶体管11和第二薄膜晶体管12的栅极均分别连接在第一栅极线9和第二栅极线10上。各第一薄膜晶体管11和第二薄膜晶体管12的漏极均连接一像素电极13(如图1～3所示)，能够实现两条相邻平行延伸的第一栅极线9和第二栅极线10分别控制下一行的像素与上一行的像素。各虚设数据线8的两端分别通过一共同电压电极线14连接，共同电压电极线14横向设置在基板上。能够降低遮光电极线5(如图2所示)的阻抗，从而提高遮光电极线5的电压驱动稳定性。
上述实施例中，如图2所示，在每一数据线1的上方均设置有一遮光电极线5，多个遮光电极线5与多个像素电极13之间呈交替间隔布置。
上述实施例中，各虚设数据线8的两端分别通过过孔15共同连接在共同电压电极线14上。
上述实施例中，共同电压电极线14为金属走线。
上述实施例中，每一奇数列第一薄膜晶体管11均包括多个间隔布置的第一薄膜晶体管11，每一偶数列第二薄膜晶体管12均包括多个间隔布置的第二薄膜晶体管12，能够减少数据线的数量，从而减少电极接点的数量，降低加工时间，并提高液晶显示器的画面质量。
如图5～7所示，本发明提出的薄膜晶体管液晶显示器阵列基板的制作方法，包括以下步骤：
1)在基板上沉积第一金属层，通过光刻工艺形成多条第一栅极线9、多条第二栅极线10和两条共同电压电极线14(如图4所示)。
在步骤1)中，在基板上通过物理气相沉积(PVD)形成第一金属层。其中，第一金属层采用铝、钼、铜或合金等制成。第一金属层的厚度为3000～6000埃米。在第一金属层上通过掩模板依次进行曝光、显影、湿刻和剥离形成多条第一栅极线9、多条第二栅极线10和两条共同电压电极线14。
2)在第一金属层的表面沉积栅绝缘层，并在栅绝缘层的表面沉积半导体活性层，为降低第一金属层与栅绝缘层之间的接触电阻，接着在半导体活性层的表面相应部位由离子注入形成n+型层(欧姆接触层)，通过光刻工艺形成硅岛结构。
在步骤2)中，在第一金属层的表面通过等离子体增强化学气相沉积(PECVD)形成栅绝缘层。其中，栅绝缘层为氮化硅膜(SiNx)或氧化硅膜(SiOx)，栅绝缘层的厚度为2000～5000埃米。在欧姆接触层上通过掩模板依次进行曝光、显影、干刻和剥离形成硅岛结构。半导体活性层为非晶硅(a-Si)层，半导体活性层的厚度为1500～3000埃米。
3)在硅岛结构的表面沉积第二金属层，通过光刻工艺形成源极、漏极和多条数据线1。
在步骤3)中，第二金属层采用铝、钼、铜或合金等制成。第二金属层的厚度为3000～6000埃米。在第二金属层上通过灰色调掩模板依次进行曝光、显影、一次金属蚀刻、一次干刻、两次蚀刻、两次干刻和剥离形成源极、漏极和多条数据线1。
4)在第二金属层的表面沉积第一绝缘保护层。
在步骤4)中，在第二金属层的表面通过等离子体增强化学气相沉积形成第一绝缘保护层。其中，第一绝缘保护层为氮化硅膜(SiNx)或氧化硅膜(SiOx)。第一绝缘保护层的厚度为500～2000埃米。
5)利用黄光工艺制作红色色组(R)、绿色色组(G)和蓝色色组(B)。
在步骤5)中，首先清洗基板，并在基板导电层表面均匀涂布一层光刻胶，接着在一定温度下烘一段时间、使光刻胶的溶剂挥发，形成固体的PR层，然后用紫外线通过预先设置好的菲林垂直照射光刻胶表面，使被照射部分的光刻胶发生反应，并用弱KOH(氢氧化钾)溶液去离基板表面将径光照射部分的光刻胶除去，保留未照射部分的光刻胶，经高温处理后用适当的酸液将无光刻胶覆盖的导电层除去，得到氧化铟锡电极图形，最后用较强的氢氧化钾剥膜液将残留光刻胶除去，清洗干燥后，在基板的表面形成红色色组、绿色色组和蓝色色组。
6)为保护半导体活性层、源极和漏极，在半导体活性层、源极和漏极的外部沉积第二层绝缘保护层，通过光刻工艺形成过孔15(如图4所示)。
在步骤6)中，在半导体活性层、源极和漏极的外部通过等离子体增强化学气相沉积形成第二层绝缘保护层。其中，第二绝缘保护层为氮化硅膜(SiNx)或氧化硅膜(SiOx)，第二绝缘保护层的厚度为500～2000埃米。在第二绝缘保护层上通过掩模板依次进行曝光、显影、干刻和剥离形成过孔15。
7)在第二绝缘保护层的表面沉积透明导电层，并通过光刻工艺形成多个像素电极13和多条虚设数据线8，且将各虚设数据线8的两端分别通过过孔15连接在两条共同电压电极线14上。
在步骤7)中，在第二绝缘保护层的表面通过物理气相沉积形成透明导电层。其中，透明导电层的厚度为400～1000埃米。在透明导电层上通过掩模板依次进行曝光、显影、蚀刻和剥离形成多个像素电极13和多条虚设数据线8。
虽然本发明所公开的实施方式如上，但所述的内容只是为了便于理解本发明而采用的实施方式，并非用以限定本发明。任何本发明所属技术领域内的技术人员，在不脱离本发明所公开的精神和范围的前提下，可以在实施的形式上及细节上作任何的修改与变化，但本发明的专利保护范围，仍须以所附的权利要求书所界定的范围为准。

Claims (10)

1.一种薄膜晶体管液晶显示器阵列基板，其特征在于，包括基板，在所述基板上设置有多条数据线、多条虚设数据线、多条第一栅极线和多条第二栅极线，多条所述数据线和多条所述虚设数据线呈纵向交替间隔布置，多条所述第一栅极线和多条所述第二栅极线呈横向交替间隔布置，在多条所述数据线、多条所述虚设数据线、多条所述第一栅极线和多条所述第二栅极线之间围设有多组像素单元，每组所述像素单元均包括一奇数列第一薄膜晶体管和一偶数列第二薄膜晶体管，每组两相邻的所述第一薄膜晶体管和所述第二薄膜晶体管的源极共同连接在所述数据线上，每组相邻的两所述第一薄膜晶体管和所述第二薄膜晶体管的栅极均分别连接在所述第一栅极线和所述第二栅极线上，各所述第一薄膜晶体管和所述第二薄膜晶体管的漏极分别连接一像素电极；各所述虚设数据线的两端分别通过一共同电压电极线连接，所述共同电压电极线横向设置在所述基板上。
2.根据权利要求1所述的薄膜晶体管液晶显示器阵列基板，其特征在于，在每一所述数据线的上方均设置有一遮光电极线，多个所述遮光电极线与多个所述像素电极之间呈交替间隔布置。
3.根据权利要求1所述的薄膜晶体管液晶显示器阵列基板，其特征在于，各所述虚设数据线的两端分别通过过孔共同连接在共同电压电极线上。
4.根据权利要求1所述的薄膜晶体管液晶显示器阵列基板，其特征在于，每列所述第一薄膜晶体管均包括多个间隔布置的所述第一薄膜晶体管，每列所述第二薄膜晶体管均包括多个间隔布置的所述第二薄膜晶体管。
5.一种基于权利要求1～4任一项所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，包括以下步骤：1)在基板上沉积第一金属层，通过光刻工艺形成多条第一栅极线、多条第二栅极线和两条共同电压电极线；2)在第一金属层的表面沉积栅绝缘层，并在栅绝缘层的表面沉积半导体活性层，接着在半导体活性层的表面形成欧姆接触层；3)在硅岛结构的表面沉积第二金属层，通过光刻工艺形成源极、漏极和多条数据线；4)在第二金属层的表面沉积第一绝缘保护层；5)利用黄光工艺制作红色色组、绿色色组和蓝色色组；6)在半导体活性层、源极和漏极的外部沉积第二层绝缘保护层，通过光刻工艺形成过孔；7)在第二绝缘保护层的表面沉积透明导电层，通过光刻工艺形成多个像素电极和多条虚设数据线，且将各虚设数据线的两端分别通过过孔连接在两条共同电压电极线上。
6.根据权利要求5所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，在所述步骤1)中，在基板上通过物理气相沉积形成第一金属层，第一金属层采用铝、钼、铜或合金制成，第一金属层的厚度为3000～6000埃米；在第一金属层上通过掩模板依次进行曝光、显影、湿刻和剥离形成多条第一栅极线、多条第二栅极线和两条共同电压电极线。
7.根据权利要求5所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，在所述步骤2)中，在第一金属层的表面通过等离子体增强化学气相沉积形成栅绝缘层，栅绝缘层为氮化硅膜或氧化硅膜，栅绝缘层的厚度为2000～5000埃米；在欧姆接触层上通过掩模板依次进行曝光、显影、干刻和剥离形成硅岛结构；半导体活性层为非晶硅层，半导体活性层的厚度为1500～3000埃米。
8.根据权利要求5所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，在所述步骤3)中，第二金属层采用铝、钼、铜或合金制成，第二金属层的厚度为3000～6000埃米，在第二金属层上通过灰色调掩模板依次进行曝光、显影、一次金属蚀刻、一次干刻、两次蚀刻、两次干刻和剥离形成源极、漏极和多条数据线。
9.根据权利要求5所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，在所述步骤4)中，在第二金属层的表面通过等离子体增强化学气相沉积形成第一绝缘保护层，第一绝缘保护层为氮化硅膜或氧化硅膜，第一绝缘保护层的厚度为500～2000埃米。
10.根据权利要求5所述的薄膜晶体管液晶显示器阵列基板的制作方法，其特征在于，在所述步骤6)中，在半导体活性层、源极和漏极的外部通过等离子体增强化学气相沉积形成第二层绝缘保护层，第二绝缘保护层为氮化硅膜或氧化硅膜，第二绝缘保护层的厚度为500～2000埃米，在第二绝缘保护层上通过掩模板依次进行曝光、显影、干刻和剥离形成过孔；在所述步骤7)中，在第二绝缘保护层的表面通过物理气相沉积形成透明导电层，透明导电层的厚度为400～1000埃米，在透明导电层上通过掩模板依次进行曝光、显影、蚀刻和剥离形成多个像素电极和多条虚设电极线。
CN201711188692.7A 2017-11-23 2017-11-23 一种薄膜晶体管液晶显示器阵列基板及其制作方法 Pending CN108107637A (zh)

Priority Applications (3)

Application Number Priority Date Filing Date Title
CN201711188692.7A CN108107637A (zh) 2017-11-23 2017-11-23 一种薄膜晶体管液晶显示器阵列基板及其制作方法
PCT/CN2017/117734 WO2019100502A1 (zh) 2017-11-23 2017-12-21 一种薄膜晶体管液晶显示器阵列基板及其制作方法
US15/739,271 US10914998B2 (en) 2017-11-23 2017-12-21 Array substrate of thin-film transistor liquid crystal display device and method for manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711188692.7A CN108107637A (zh) 2017-11-23 2017-11-23 一种薄膜晶体管液晶显示器阵列基板及其制作方法

Publications (1)

Publication Number Publication Date
CN108107637A true CN108107637A (zh) 2018-06-01

Family

ID=62207674

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711188692.7A Pending CN108107637A (zh) 2017-11-23 2017-11-23 一种薄膜晶体管液晶显示器阵列基板及其制作方法

Country Status (3)

Country Link
US (1) US10914998B2 (zh)
CN (1) CN108107637A (zh)
WO (1) WO2019100502A1 (zh)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109102768A (zh) * 2018-09-26 2018-12-28 京东方科技集团股份有限公司 一种阵列基板母板及其检测方法
CN109188816A (zh) * 2018-10-26 2019-01-11 昆山龙腾光电有限公司 阵列基板及其驱动方法和液晶显示装置及其驱动方法
CN109343250A (zh) * 2018-12-17 2019-02-15 惠科股份有限公司 阵列基板、显示面板及其驱动方法
CN111243439A (zh) * 2020-03-04 2020-06-05 Tcl华星光电技术有限公司 一种显示面板及装置
WO2020238146A1 (zh) * 2019-05-27 2020-12-03 Tcl华星光电技术有限公司 柔性基板及其制作方法与柔性显示装置
WO2021232556A1 (zh) * 2020-05-19 2021-11-25 深圳市华星光电半导体显示技术有限公司 显示面板及电子装置

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111625112A (zh) * 2019-02-28 2020-09-04 松下液晶显示器株式会社 内嵌式触控面板
JP2020140085A (ja) * 2019-02-28 2020-09-03 パナソニック液晶ディスプレイ株式会社 インセルタッチパネル
CN109697967A (zh) * 2019-03-08 2019-04-30 京东方科技集团股份有限公司 一种像素结构及其驱动方法、显示装置
CN111580293B (zh) * 2020-06-05 2021-07-09 厦门天马微电子有限公司 一种阵列基板及其驱动方法、显示面板、显示装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101561596A (zh) * 2008-04-18 2009-10-21 群康科技(深圳)有限公司 主动矩阵显示装置
CN101706633A (zh) * 2008-12-22 2010-05-12 深超光电（深圳）有限公司 液晶显示器的双闸极晶体管基板
CN102854680A (zh) * 2012-09-25 2013-01-02 南京中电熊猫液晶显示科技有限公司 一种高透光率透明显示装置
CN202837763U (zh) * 2012-10-29 2013-03-27 北京京东方光电科技有限公司 阵列基板和显示装置
CN103926757A (zh) * 2014-01-10 2014-07-16 厦门天马微电子有限公司 Tft阵列基板、显示面板及显示装置
CN104678668A (zh) * 2015-02-09 2015-06-03 深超光电（深圳）有限公司 薄膜晶体管阵列基板及液晶显示面板
CN105372891A (zh) * 2015-12-04 2016-03-02 上海天马微电子有限公司 一种阵列基板、显示装置
KR20160072646A (ko) * 2014-12-15 2016-06-23 엘지디스플레이 주식회사 인셀 터치형 액정표시장치 및 제조방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6573195B1 (en) * 1999-01-26 2003-06-03 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing a semiconductor device by performing a heat-treatment in a hydrogen atmosphere
KR101570532B1 (ko) * 2008-10-30 2015-11-20 엘지디스플레이 주식회사 액정표시장치
KR20170029681A (ko) * 2015-09-07 2017-03-16 삼성디스플레이 주식회사 액정 표시 장치 및 그 제조방법

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101561596A (zh) * 2008-04-18 2009-10-21 群康科技(深圳)有限公司 主动矩阵显示装置
CN101706633A (zh) * 2008-12-22 2010-05-12 深超光电（深圳）有限公司 液晶显示器的双闸极晶体管基板
CN102854680A (zh) * 2012-09-25 2013-01-02 南京中电熊猫液晶显示科技有限公司 一种高透光率透明显示装置
CN202837763U (zh) * 2012-10-29 2013-03-27 北京京东方光电科技有限公司 阵列基板和显示装置
CN103926757A (zh) * 2014-01-10 2014-07-16 厦门天马微电子有限公司 Tft阵列基板、显示面板及显示装置
KR20160072646A (ko) * 2014-12-15 2016-06-23 엘지디스플레이 주식회사 인셀 터치형 액정표시장치 및 제조방법
CN104678668A (zh) * 2015-02-09 2015-06-03 深超光电（深圳）有限公司 薄膜晶体管阵列基板及液晶显示面板
CN105372891A (zh) * 2015-12-04 2016-03-02 上海天马微电子有限公司 一种阵列基板、显示装置

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109102768A (zh) * 2018-09-26 2018-12-28 京东方科技集团股份有限公司 一种阵列基板母板及其检测方法
CN109188816A (zh) * 2018-10-26 2019-01-11 昆山龙腾光电有限公司 阵列基板及其驱动方法和液晶显示装置及其驱动方法
CN109188816B (zh) * 2018-10-26 2021-06-22 昆山龙腾光电股份有限公司 阵列基板及其驱动方法和液晶显示装置及其驱动方法
CN109343250A (zh) * 2018-12-17 2019-02-15 惠科股份有限公司 阵列基板、显示面板及其驱动方法
CN109343250B (zh) * 2018-12-17 2021-01-26 惠科股份有限公司 阵列基板、显示面板及其驱动方法
WO2020238146A1 (zh) * 2019-05-27 2020-12-03 Tcl华星光电技术有限公司 柔性基板及其制作方法与柔性显示装置
CN111243439A (zh) * 2020-03-04 2020-06-05 Tcl华星光电技术有限公司 一种显示面板及装置
WO2021232556A1 (zh) * 2020-05-19 2021-11-25 深圳市华星光电半导体显示技术有限公司 显示面板及电子装置

Also Published As

Publication number Publication date
US10914998B2 (en) 2021-02-09
US20200285088A1 (en) 2020-09-10
WO2019100502A1 (zh) 2019-05-31

Similar Documents

Publication Publication Date Title
CN108107637A (zh) 一种薄膜晶体管液晶显示器阵列基板及其制作方法
CN103489877B (zh) 阵列基板及其制造方法和显示装置
CN103149760B (zh) 薄膜晶体管阵列基板、制造方法及显示装置
CN103268045B (zh) Tft阵列基板及其制作方法、液晶显示设备
CN103151304B (zh) 显示面板的阵列基板及其制作方法
CN103941505B (zh) 一种阵列基板及其制备方法和显示装置
CN106597770B (zh) 一种阵列基板及其制作方法、显示装置
CN106990627A (zh) 液晶显示装置及其制造方法
CN106802519A (zh) 液晶显示装置及其制造方法
CN104142593B (zh) 阵列基板及显示装置
CN104681627A (zh) 阵列基板、薄膜晶体管及制作方法、显示装置
CN101339923A (zh) 形成薄膜晶体管阵列面板的方法及薄膜晶体管阵列面板
CN104808408B (zh) 一种coa基板、显示装置以及coa基板的制作方法
CN104345511B (zh) 像素结构及其制造方法、显示面板
CN108054140A (zh) Ffs模式阵列基板及其制造方法
CN104392990B (zh) 一种阵列基板及显示装置
CN107871753A (zh) 阵列基板及其制备方法
CN107561804A (zh) 阵列基板及其制作方法与液晶显示装置
CN104779203B (zh) 一种阵列基板及其制造方法、显示装置
CN108646487A (zh) Ffs型阵列基板的制作方法及ffs型阵列基板
CN103926754A (zh) 一种阵列基板及其制备方法、显示面板、显示装置
CN104916649A (zh) 阵列基板及其制造方法
CN104166261B (zh) 一种阵列基板及其制作方法
CN103869561A (zh) 具有双连接结构的液晶显示装置及其制造方法
TWI390311B (zh) 顯示裝置及其製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20180601

RJ01 Rejection of invention patent application after publication