CN107924921A - 基于金属栅极工艺的低成本闪速存储器制造流程 - Google Patents

基于金属栅极工艺的低成本闪速存储器制造流程 Download PDF

Info

Publication number
CN107924921A
CN107924921A CN201680045464.1A CN201680045464A CN107924921A CN 107924921 A CN107924921 A CN 107924921A CN 201680045464 A CN201680045464 A CN 201680045464A CN 107924921 A CN107924921 A CN 107924921A
Authority
CN
China
Prior art keywords
source
sensing
drain
layer
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201680045464.1A
Other languages
English (en)
Other versions
CN107924921B (zh
Inventor
N·谭
W·田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of CN107924921A publication Critical patent/CN107924921A/zh
Application granted granted Critical
Publication of CN107924921B publication Critical patent/CN107924921B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/266—Bombardment with radiation with high-energy radiation producing ion implantation using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008—Making conductor-insulator-semiconductor electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823443—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes silicided or salicided gate conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823814—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the source or drain structures, e.g. specific source or drain implants or silicided source or drain structures or raised source or drain structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204—Conductive materials
    • H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53228—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being copper
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401—Multistep manufacturing processes
    • H01L29/4011—Multistep manufacturing processes for data storage electrodes
    • H01L29/40114—Multistep manufacturing processes for data storage electrodes the electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42324—Gate electrodes for transistors with a floating gate
    • H01L29/42328—Gate electrodes for transistors with a floating gate with at least one additional gate other than the floating gate and the control gate, e.g. program gate, erase gate or select gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/511—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures
    • H01L29/513—Insulating materials associated therewith with a compositional variation, e.g. multilayer structures the variation being perpendicular to the channel plane
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51—Insulating materials associated therewith
    • H01L29/518—Insulating materials associated therewith the insulating material containing nitrogen, e.g. nitride, oxynitride, nitrogen-doped material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66825—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a floating gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/788—Field effect transistors with field effect produced by an insulated gate with floating gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/41—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region of a memory region comprising a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/46—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with an inter-gate dielectric layer also being used as part of the peripheral transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/47—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a floating-gate layer also being used as part of the peripheral transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor
    • H10B41/48—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor with a tunnel dielectric layer also being used as part of the peripheral transistor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/761—PN junctions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Composite Materials (AREA)
  • Materials Engineering (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Geometry (AREA)
  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

在所描述的示例中，集成电路(100)包含闪速单元(106)，其中感测晶体管(108)的顶部栅极(136)是在浮栅(130)上方的金属感测栅极(106)。感测晶体管(108)的源极/漏极区(138)在浮栅(130)下方延伸使得源极区与漏极区隔开小于200纳米的感测沟道长度(126)。浮栅(130)的宽度至少为400纳米，则感测晶体管(108)的源极/漏极区(138)在浮栅(130)下方在每侧上延伸至少100纳米。在形成浮栅(130)之前，通过形成感测晶体管源极区和漏极区(138)来形成集成电路(100)。

Description

基于金属栅极工艺的低成本闪速存储器制造流程
技术领域
本发明总体涉及集成电路，并且更具体地涉及集成电路中的闪速存储器单元。
背景技术
集成电路包含闪速存储器单元，其中感测晶体管的顶部栅极是在浮栅上方的金属板。可以利用添加一个额外的光刻操作将该闪速单元集成到互补金属氧化物半导体(CMOS)制造流程中。顶部栅极通过底切金属板的湿法蚀刻工艺形成，要求浮栅过大。由于热载流子注入的增加，使浮栅过大可能导致闪速单元的可靠性问题。过大的浮栅要求大的横向场用于有效的热载流子注入编程(programming)。对于某一工艺，所要求的值在物理上是不可能实现的。为了在低漏极电压(例如小于6伏特)处实现有效的HCI编程，沟道长度必须被较小。
发明内容
在所描述的示例中，集成电路包含闪速单元，其中感测晶体管的顶部栅极是在浮栅上方的金属感测栅极。感测晶体管的源极/漏极区在浮栅下方延伸使得源极区域与漏极区域隔开小于200纳米的感测沟道长度。金属感测栅极不在源极区域和漏极区域的上方延伸穿过浮栅。浮栅的宽度至少为400纳米，所以感测晶体管的源极/漏极区在浮栅下方在每侧上延伸至少100纳米。在形成浮栅之前，通过形成感测晶体管的源极区域和漏极区域来形成集成电路。
附图说明
图1是示例集成电路的截面。
图2A至图2J是在示例制造序列的连续阶段中描绘的图1的集成电路的截面。
具体实施方式
附图未按比例绘制。有些行为可以以不同的顺序发生和/或与其它行为或事件同时发生。此外，不是所有图示说明的行为或事件被要求实施根据示例实施例的方法。
集成电路包含闪速单元，其中感测晶体管的顶部栅极是在浮栅上方的金属感测栅极。感测晶体管的源极/漏极区在浮栅下方部分地(partway)延伸，使得源极区域与漏极区域隔开小于200纳米的感测沟道长度。金属感测栅极不在源极区域和漏极区域上方延伸穿过浮栅。浮栅的宽度为至少400纳米，所以感测晶体管的源极/漏极区在浮栅下方在每侧上延伸至少100纳米。在形成浮栅之前，通过形成感测晶体管的源极区域和漏极区域来形成集成电路。
图1是示例集成电路的截面。集成电路100形成在包含半导体材料104的衬底102上。例如，衬底102可以是单晶硅。半导体材料104也可以是单晶硅。在该示例中，半导体材料104是p型的。集成电路100包括闪速存储器106，闪速存储器106具有至少一个感测晶体管108并且可以具有存取晶体管110。在该示例中，感测晶体管108和存取晶体管110是n沟道金属氧化物半导体(NMOS)晶体管。集成电路100还可以包括与闪速存储器106分开的至少一个逻辑NMOS晶体管112。场氧化物114被设置在衬底102的顶表面116处以横向隔离集成电路100的组件。感测晶体管108和存取晶体管110被设置在衬底102中的隔离的p型阱118中。隔离的p型阱118由设置在隔离的p型阱118下方的衬底102中的深n型阱120和横向围绕隔离的p型阱118的n型阱122的组合电隔离。逻辑NMOS晶体管112被设置在与衬底102的p型半导体材料104接触的p型阱124中。
感测晶体管108包括在隔离的p型阱118中的衬底102的顶表面116上的具有厚度128的栅极介电层126，以及在栅极介电层126上的具有宽度132的浮栅130。栅极介电层126的厚度128小于3.0纳米，并且可以是1.5纳米至2.5纳米。例如，浮栅130可以是多晶的硅，在本文中称为多晶硅。宽度132至少为400纳米。顶部栅极介电层134被设置在浮栅130的上方，跨越浮栅130的宽度132延伸，并且金属感测栅极136被设置在顶部栅极介电层134的上方。金属感测层136不在感测晶体管108的源极和漏极侧上延伸穿过浮栅130。例如，金属感测栅极136可以是40纳米至80纳米厚。N型感测源极/漏极区138被设置在隔离的p型阱118中，在浮栅130下方部分地延伸。感测源极/漏极区138由在浮栅130下方的感测沟道长度140隔开；感测沟道长度140小于200纳米，使得感测源极/漏极区138在浮栅130下方在感测晶体管108的每个源极和漏极侧上延伸至少100纳米。例如，可比较的逻辑晶体管的源极/漏极区可以在对应的逻辑栅极下方在每个源极和漏极侧上延伸小于25纳米。感测源极/漏极区138可以包括设置在浮栅130外侧(outward)的深源极/漏极部分142。偏移间隔件144被设置在浮栅130的侧壁上并且源极/漏极侧壁间隔件146被设置在偏移间隔件144上。
存取晶体管110包含设置在隔离的p型阱118中的衬底102的顶表面116上的栅极介电层148和在栅极介电层148上的栅极150。栅极介电层148具有与感测晶体管108的栅极介电层126相同的组分(composition)和厚度。栅极150具有与感测晶体管108的浮栅130相同的组分。N型存取源极/漏极区152被设置在隔离的p型阱118中，在栅极150下方部分地延伸。存取源极/漏极区152在栅极150下方不像感测源极/漏极区138在浮栅130下方延伸得远。例如，存取源极/漏极区152可以在浮栅130下方延伸，延伸小于25纳米。存取源极/漏极区152包含设置在栅极150外侧的深源极/漏极部分154。存取晶体管110的深源极/漏极部分154具有与感测晶体管108的源极/漏极部分142类似的掺杂分布。如在图1中由幻线(phantomline)所指示，邻近感测晶体管108的存取源极/漏极区152与邻近存取晶体管110的感测源极/漏极区138是连续的。偏移间隔件156被设置在栅极150的侧壁上并且源极/漏极侧壁间隔件158被设置在偏移间隔件156上。
N型接触区160可以围绕感测晶体管108和存取晶体管110被设置在n型阱122中的衬底102的顶表面116处。接触区160可以具有与感测晶体管108的深源极/漏极部分142和存取晶体管110的深源极/漏极部分154类似的掺杂分布。
逻辑NMOS晶体管112包括设置在p型阱124中的衬底102的顶表面116上的栅极介电层162和在栅极介电层162上的栅极164。栅极介电层162具有与感测晶体管108的栅极介电层126相同的组分和厚度。栅极164具有与感测晶体管108的浮栅130相同的组分。N型逻辑源极/漏极区166被设置在p型阱124中，在栅极164下方部分地延伸。逻辑源极/漏极区166在栅极164下方延伸得不如感测源极/漏极区138在浮栅130下方延伸得那样远。逻辑源极/漏极区166包括设置在栅极164外侧的深源极/漏极部分168。逻辑NMOS晶体管112的深源极/漏极部分168具有与感测晶体管108的深源极/漏极部分142相似的掺杂分布。偏移间隔件170被设置在栅极164的侧壁上并且源极/漏极侧壁间隔件172被设置在偏移间隔件170上。
金属硅化物174可以被设置在裸露的硅(例如，感测晶体管108的深源极/漏极部分142，存取晶体管110的深源极/漏极部分154，n型阱122中的接触区160以及逻辑NMOS晶体管112的深源极/漏极部分168)上的衬底102的顶表面116处，并且可选地设置在存取晶体管110的栅极150上和逻辑NMOS晶体管112的栅极164上，金属硅化物174不被设置在感测晶体管108的浮栅130上。
前置金属介电(PMD)层176被设置在衬底102的顶表面116的上方并且被设置在金属硅化物174、感测晶体管108、存取晶体管110和逻辑NMOS晶体管112的上方。PMD层176可以是包含氮化硅的PMD衬垫、硼磷硅酸盐玻璃(BPSG)或二氧化硅的主层、以及氮化硅、碳化硅、碳化硅氮化物或适合用于钨化学机械抛光(CMP)工艺的停止层的其它硬介电材料的保护层的层堆叠。触点(contact)178被设置为穿过PMD层176以通过金属硅化物174提供到感测晶体管108、存取晶体管110和逻辑NMOS晶体管112的电气连接。触点178包含接触PMD层176的钛和氮化钛的接触衬垫180和在接触衬垫180上的钨的接触填充金属182。可以通过形成穿过PMD层176的接触孔，在接触孔的侧壁和底部上形成接触衬垫180，并且在接触衬垫180上形成接触填充金属182的层，并且随后(例如通过金属CMP工艺或回蚀工艺)从PMD层176的顶表面移除接触填充金属182和接触衬垫180来形成触点178。
金属间介电(IMD)层184被设置在PMD层176上。IMD层184可以包括碳化硅或碳化硅氮化物(silicon carbide nitride)的蚀刻停止层、二氧化硅或低k介电材料(例如有机硅酸盐玻璃(OSG)的主层、以及氮化硅、碳化硅、碳化硅氮化物或适合用于铜CMP工艺的停止层的其它硬介电材料的保护层。金属互连件186被设置穿过IMD层184以提供到触点178的电气连接。金属互连件186具有铜镶嵌结构，该结构具有邻接IMD层184并连接到触点178的氮化钽的沟槽衬垫188、以及在沟槽衬垫188上的铜填充金属190。金属互连件186可以通过铜镶嵌工艺形成，该铜镶嵌工艺包含穿过IMD层184形成互连沟槽，在互连沟槽的侧壁和底部上形成沟槽衬垫188，通过溅射在沟槽衬垫188上形成作为铜填充金属190的第一部分的铜种子层，通过电镀在铜种子层上形成作为铜填充金属190的第二部分的填充铜层，并且随后通过铜CMP工艺移除铜填充金属190和沟槽衬垫188。
感测晶体管108的金属感测栅极136可以具有类似于触点178的接触衬垫180或类似于金属互连件186的沟槽衬垫188的组分，并且可以以与诸如反应溅射工具或原子层沉积工具相同的工具形成。以与接触衬垫180或沟槽衬垫188相同的工具形成金属感测栅极136可以有利地降低集成电路100的制造成本。
在集成电路100的操作期间，由于在浮栅130下方的感测沟道长度140小于200纳米，感测晶体管108可以展现期望水平的可靠性。感测晶体管108可以具有显著小于1毫秒的编程时间和期望的低编程电压，因为浮栅130的宽度132至少为400纳米，使得在由于湿法蚀刻工艺的底切导致的宽度减小之后充足宽度能够用于金属感测栅极136以限定金属感测栅极136。数据保持和耐久性也可以显著地优于其中浮栅的长度小于300纳米的感测晶体管。
图2A至图2J是以示例制造序列的连续阶段描绘的图1的集成电路的截面。参考图2A，集成电路100形成在衬底102中和衬底102上。例如，衬底102可以是硅晶圆。半导体材料104可以是体硅晶圆的顶部，或者可以是在体硅晶圆上形成的外延层。例如，场氧化物114由浅沟槽隔离(STI)工艺形成。随后可以通过将n型掺杂剂(例如磷)植入衬底102来形成深n型阱120。例如，使用包含光刻胶的植入掩模的植入(在1000keV至1500keV的能量下以2×1012cm-2至5×1012cm-2的剂量)，可以在衬底102的顶表面116以下产生1微米至1.5微米的期望的峰值掺杂分布。可以通过使用包含光刻胶的植入掩模将p型掺杂剂(例如硼)植入到衬底102中(在250keV至350keV的能量下以5×1012cm-2至1×1013cm-2的剂量，所述植入在衬底102的顶表面116以下产生0.6微米至0.9微米的峰值掺杂分布)来形成隔离的p型阱118和p型阱124。可以同时植入附加的p型掺杂剂以形成用于感测晶体管108、存取晶体管110和逻辑NMOS晶体管112的穿通减小区(punch-through reduction region)和阈值调整区。可以通过使用包含光刻胶的植入掩模将n型掺杂剂(例如磷)植入到衬底102中(在400keV至600keV的能量下以5×1012cm-2至2×1013cm-2的剂量，所述植入在衬底102的顶表面116以下产生0.4微米至0.8微米的峰值掺杂分布)来形成n型阱122。随后衬底102被退火以激活植入的掺杂剂。
感测源极/漏极掩模192在衬底102的上方形成，其使在用于图1的感测源极/漏极区138的区域中的衬底102暴露。感测源极/漏极掩模192覆盖用于感测源极/漏极区138的区域之间的衬底102。感测源极/漏极掩模192可以可选地使用于n型源极/漏极区或接触区的其它区域暴露。N型掺杂剂194(例如磷和砷)被植入到由感测源极/漏极掩模192暴露的衬底102中(例如在30keV至70keV的能量下以5×1013cm-2至3×1014cm-2的总剂量)，从而在用于感测源极/漏极区138的区域中形成感测源极/漏极植入区196。随后例如通过灰化工艺接着通过湿法清洁工艺移除感测源极/漏极掩模192。
参考图2B，感测晶体管108、存取晶体管110和逻辑NMOS晶体管112各自的栅极介电层126、栅极介电层148和栅极介电层162同时形成。栅极介电层126、栅极介电层148和栅极介电层162可以通过热氧化形成并且可以可选地被氮化，例如通过暴露于含氮等离子体。栅极介电层126、栅极介电层148和栅极介电层162可以可选地包含诸如氧化铪或氧化锆的高k介电材料。在栅极介电层126、栅极介电层148和栅极介电层162的形成期间，在图2A的感测源极/漏极植入区196中的植入的掺杂剂可以至少部分地被激活以形成感测源极/漏极区138。
随后在栅极介电层126、栅极介电层148和栅极介电层162上分别同时形成感测晶体管108的浮栅130、存取晶体管110的栅极150和逻辑NMOS晶体管112的栅极164。例如，可以通过在栅极介电材料的公共层上形成150纳米至200纳米厚的多晶硅层、以1×1015cm-2至6×1015cm-2的总剂量将多晶硅层植入具有n型掺杂剂(例如磷和可能的砷)的用于n沟道晶体管的栅极的区域中来形成浮栅130、栅极150和栅极164。随后在多晶硅层的上方形成栅极蚀刻掩模以覆盖用于NMOS晶体管的栅极(包含浮栅130、栅极150和栅极164)和用于p沟道金属氧化物半导体(PMOS)晶体管的栅极的区域。通过反应离子蚀刻(RIE)工艺在由栅极蚀刻掩模暴露的区域中移除多晶硅层，留下的多晶硅以形成浮栅130、栅极150和栅极164。可以通过RIE工艺减小或移除栅极介电层126、栅极介电层148和栅极介电层162之外的栅极介电材料的公共层。
在浮栅130、栅极150和栅极164上形成(可能同时地)形成偏移间隔件144、偏移间隔件156和偏移间隔件170。偏移间隔件144、偏移间隔件156和偏移间隔件170可以包含热氧化物和可选的由等离子体增强化学气相沉积(PECVD)形成的二氧化硅和/或氮化硅的一个或多个层。
参考图2C，轻掺杂漏极(LDD)掩模198在衬底102上并且可选地在n型阱122中形成，其使邻近浮栅130、栅极150和栅极164的区域暴露。N型掺杂剂200(例如磷和可能的砷)被植入由LDD掩模198暴露的衬底102中(例如在30keV至70keV的能量下以2×1013cm-2至1×1014cm-2的总剂量)，以形成邻近浮栅130、栅极150和栅极164的漏极扩展植入区202和n型阱122中的阱抽头植入区204。浮栅130、栅极150和栅极164阻挡n型掺杂剂200。例如参考图2A所描述，随后移除LDD掩模198。
参考图2D，在衬底102的上方形成深源极/漏极掩模206，其使存取晶体管110和逻辑NMOS晶体管112以及n型阱122暴露，并且可以可选地使图2D中描绘的感测晶体管108暴露。将N型掺杂剂208(例如磷和砷)植入到邻近浮栅130、栅极150和栅极164的衬底102中并且植入在n型阱122中(例如在40keV至70keV的能量下以1×1015cm-2至5×1015cm-2的总剂量)，以形成邻近浮栅130、栅极150和栅极164的深源极/漏极植入区210，并且形成在n型阱122中的接触植入区212。浮栅130、栅极150和栅极164阻挡n型掺杂剂208。例如参考图2A所描述，随后移除深源极/漏极掩模206。
参考图2E，衬底102被退火以激活在漏极延伸植入区202、阱抽头植入区204、深源极/漏极植入区210和图2D的接触植入区212中的植入的掺杂剂，以形成感测源极/漏极区138的深源极/漏极部分142、形成存取源极/漏极区152的深源极/漏极部分154、形成逻辑源极/漏极区166的深源极/漏极部分168，并且形成n型阱122中的接触区160。衬底102可以例如通过在快速热处理(RTP)工具中的尖峰退火工艺、或通过闪速退火工艺、或通过激光退火工艺来退火。
硅化物阻挡(block)介电材料层214在集成电路100的现存顶表面的上方形成。例如，硅化物阻挡介电材料层214可以包含二氧化硅和可能的氮化硅的一个或多个子层，其中总厚度为10纳米到50纳米。在硅化物阻挡介电材料层214中的二氧化硅由PECVD工艺形成。
参考图2F，图2E的硅化物阻挡介电材料层214被图案化以覆盖感测晶体管108的浮栅130以便形成图1的顶部栅极介电层134的第一部分，并且使感测源极/漏极区138的深源极/漏极部分142、存取源极/漏极区152的深源极/漏极部分154、逻辑源极/漏极区166的深源极/漏极部分168，以及n型阱122中的接触区160、存取晶体管110的栅极150和逻辑NMOS晶体管112的栅极164暴露。可以通过由光刻工艺形成蚀刻掩模并且由湿法蚀刻工艺或RIE工艺移除被蚀刻掩模暴露的硅化物阻挡介电材料层214来使硅化物阻挡介电材料层214图案化。
在由图案化的硅化物阻挡介电材料层214暴露的硅上形成金属硅化物174。例如，可以通过在暴露的硅上形成难熔金属(例如钛、钴或镍)层并且加热衬底102以使暴露的硅与难熔金属反应以形成金属硅化物174来形成金属硅化物174。随后通过湿法蚀刻工艺(例如硫酸和过氧化氢的含水混合物，或氢氧化铵和过氧化氢的含水混合物)移除未反应的金属。
参考图2G，介电势垒层216在金属硅化物174的上方形成并且部分地形成图1中的顶部栅极介电层134。介电势垒层216可以是包含5纳米至20纳米厚的二氧化硅的第一子层、在二氧化硅的第一子层上的5纳米至20纳米厚的氮化硅的子层、以及在氮化硅的子层上的5纳米至20纳米厚的二氧化硅的第二子层的层堆叠。可以使用四乙氧基硅烷(TEOS)通过PECVD形成介电势垒层216中的二氧化硅。可以使用双叔丁基氨基硅烷(BTBAS)通过PECVD形成介电势垒层216中的氮化硅。用于介电势垒层216的其它层结构或组分在该示例的范围内。例如，介电势垒层216的总厚度可以是20纳米到40纳米。
栅极金属层218在介电势垒层216上形成。例如，栅极金属层218可以是40纳米至80纳米厚并且可以包含氮化钽、钽、氮化钛或钛。栅极金属层218中的钛和钽可以通过溅射形成。栅极金属层218中的氮化钽和氮化钛可以通过氮环境中或原子层沉积中的反应溅射来形成。
硬掩模层220在栅极金属层218上形成。硬掩模层220可以包含通过PECVD形成的氮化硅并且可以是25纳米至50纳米厚。
栅极掩模222在硬掩模层220的上方形成，栅极掩模222覆盖用于图1的金属感测栅极136的区域。栅极掩模222在其它处使硬掩模层220暴露，包括在感测晶体管108的深源极/漏极部分142的上方和在存取晶体管110和逻辑NMOS晶体管112的上方。栅极掩模222可以通过光刻工艺由光刻胶形成。栅极掩模222的宽度被选择以提供允许在栅极金属层218的湿法蚀刻期间用于底切的金属感测栅极136的期望宽度。如参考图1所讨论的，形成具有至少400纳米的宽度的浮栅130有利地使栅极掩模222能够被形成有充足的宽度以提供金属感测栅极136的期望宽度。
参考图2H，在图2G中被栅极掩模222暴露的硬掩模层220通过RIE工艺被移除，留下在栅极掩模222下方的硬掩模层220以形成硬掩模224。栅极掩模222可以在随后的金属栅极蚀刻工艺中被移除或保留在适当位置。
参考图2I，在图2H中被硬掩模224暴露的栅极金属层218被移除，留下在硬掩模224下方的栅极金属层218以提供金属感测栅极136。可以利用浓氢氧化铵和过氧化氢的水混合物通过湿法蚀刻移除栅极金属层218。蚀刻栅极金属层218的其他方法在该示例的范围内。如在图2I中所描绘，图2H的栅极掩模222可以通过湿法蚀刻工艺侵蚀，或可以被完全移除。湿法蚀刻工艺可以底切栅极金属层218。介电势垒层216在栅极金属层218的移除期间保护金属硅化物174。硬掩模224可以在介电势垒层216在适当位置时被移除，或者在随后的制造步骤期间被移除。
参考图2J，图2I中被金属感测栅极136暴露的介电势垒层216被移除。介电势垒层216可以通过对金属硅化物174有选择性的等离子体蚀刻工艺来移除。介电势垒层216保留在金属感测栅极136的下方以提供顶部栅极介电层134的第二部分。图案化的硅化物阻挡介电材料层214和介电势垒层216的组合提供顶部栅极介电层134。
硬掩模224(如果保留的话)被移除。集成电路100的制造继续形成图1的PMD层176。因此利用一个额外的光刻操作(图2G的栅极掩模222)形成闪速存储器106，与具有需要三个额外的光刻操作的常规嵌入式闪速存储器的等效集成电路相比，有利地降低了集成电路100的成本。
在所描述的实施例中修改是可能的，并且在权利要求的范围内其它实施例是可能的。

Claims (20)

1.一种包含闪速存储器的集成电路，其包括：
包含半导体材料的衬底；
所述闪速存储器的感测晶体管，其包括：
设置在所述衬底的顶表面处的栅极介电层；
设置在所述栅极介电层上的宽度为至少400纳米的多晶硅的浮栅；
设置在所述衬底中的在所述浮栅的下方部分地延伸的第一源极/漏极区和第二源极/漏极区，所述第一源极/漏极区和所述第二源极/漏极区被隔开小于200纳米；
设置在所述浮栅上方的顶部栅极介电层；以及
设置在所述顶部栅极介电层上的金属感测栅极。
2.根据权利要求1所述的集成电路，其中所述金属感测栅极包含选自包括钽、氮化钽、钛和氮化钛的组中的金属。
3.根据权利要求1所述的集成电路，其中所述顶部栅极介电层是包含二氧化硅的子层和氮化硅的子层的层堆叠。
4.根据权利要求1所述的集成电路，其中所述顶部栅极介电层跨越所述浮栅的所述宽度延伸。
5.根据权利要求1所述的集成电路，其中所述感测晶体管的所述第一源极/漏极区和所述第二源极/漏极区包含设置在所述浮栅外侧的深源极/漏极部分。
6.根据权利要求5所述的集成电路，其包括在所述第一源极/漏极区和所述第二源极/漏极区的所述深源极/漏极部分上方的所述衬底的所述顶表面处的金属硅化物。
7.根据权利要求1所述的集成电路，其中所述金属感测栅极的厚度为40纳米至80纳米。
8.根据权利要求1所述的集成电路，其包括具有铜镶嵌结构的金属互连件，所述铜镶嵌结构包括与所述金属感测栅极相同的金属的沟槽衬垫。
9.根据权利要求1所述的集成电路，其包括具有栅极介电层的逻辑n沟道金属氧化物半导体晶体管即NMOS晶体管，所述栅极介电层具有与所述感测晶体管的所述栅极介电层相同的厚度。
10.一种形成包含闪速存储器的集成电路的方法，其包括下列步骤：
提供包括半导体材料的衬底；
在所述衬底的顶表面的上方形成感测源极/漏极掩模，所述感测源极/漏极掩模使用于所述闪速存储器的感测晶体管的第一感测源极/漏极区和第二感测源极/漏极区的区域中的衬底暴露并且覆盖在用于所述第一感测源极/漏极区和所述第二感测源极/漏极区的所述区域之间的所述衬底；
将掺杂剂植入到由所述感测源极/漏极掩模暴露的所述区域中的所述衬底中；
移除所述感测源极/漏极掩模；
在移除所述感测源极/漏极掩模之后，在所述衬底的所述顶表面上形成所述感测晶体管的栅极介电层；
在所述栅极介电层上形成宽度至少为400纳米的多晶硅的浮栅；
激活所植入的掺杂剂以形成在所述浮栅下方部分地延伸的第一感测源极/漏极区和第二感测源极/漏极区，所述第一感测源极/漏极区和所述第二感测源极/漏极区被隔开小于200纳米；
在所述浮栅的上方形成顶部栅极介电层；
在所述顶部栅极介电层的上方形成栅极金属层；
在所述栅极金属层的上方形成掩模，使得所述掩模覆盖在所述浮栅上方的用于金属感测栅极的区域；以及
移除被所述掩模暴露的所述栅极金属层以在所述顶部栅极介电层上形成所述金属感测栅极。
11.根据权利要求10所述的方法，其中所述金属感测栅极包含选自包括钽、氮化钽、钛和氮化钛的组中的金属。
12.根据权利要求10所述的方法，其包括使用所述浮栅作为掩模将掺杂剂植入到邻近所述浮栅的所述衬底中，以形成所述第一感测源极/漏极区和所述第二感测源极/漏极区的深源极/漏极部分，所述深源极/漏极部分被设置在所述浮栅的外侧。
13.根据权利要求12所述的方法，其包括在所述第一感测源极/漏极区和所述第二感测源极/漏极区的所述深源极/漏极部分上形成金属硅化物。
14.根据权利要求13所述的方法，其包括下列步骤：
在所述浮栅和所述第一感测源极/漏极区和所述第二感测源极/漏极区的所述深源极/漏极部分的上方形成硅化物阻挡介电材料层；
在形成所述金属硅化物之前，将所述硅化物阻挡介电材料层图案化以留下在所述浮栅上方的所述硅化物阻挡材料层并且移除在所述第一感测源极/漏极区和所述第二感测源极/漏极区的所述深源极/漏极部分的上方的所述硅化物阻挡介电材料层；
在形成所述栅极金属层之前，在所述浮栅上的所述硅化物阻挡介电材料层的上方和在所述金属硅化物的上方形成介电势垒层；以及
在移除所述栅极金属层之后从所述金属硅化物的上方移除所述介电势垒层以形成所述金属感测栅极，其中所述硅化物阻挡介电材料层和所述介电势垒层的组合提供所述顶部栅极介电层。
15.根据权利要求14所述的方法，其中所述硅化物阻挡介电材料层包含二氧化硅，并且所述介电势垒层是包含二氧化硅的子层和氮化硅的子层的层堆叠。
16.根据权利要求10所述的方法，其包括下列步骤：
在介电层中形成互连沟槽；
在所述互连沟槽的侧壁和底部上形成沟槽衬垫；以及
在所述沟槽衬垫上形成铜，其中所述沟槽衬垫具有与所述金属感测栅极相同的组分。
17.根据权利要求10所述的方法，其中移除被所述掩模暴露的所述栅极金属层以形成所述金属感测栅极通过湿法蚀刻工艺来执行。
18.根据权利要求17所述的方法，其中所述湿法蚀刻工艺包括浓氢氧化铵和过氧化氢的水溶液。
19.根据权利要求10所述的方法，其包括同时形成逻辑NMOS晶体管的栅极介电层和所述感测晶体管的所述栅极介电层。
20.一种形成包含闪速存储器的集成电路的方法，其包括步骤：
提供包含半导体材料的衬底；
在所述衬底的顶表面的上方形成感测源极/漏极掩模，所述感测源极/漏极掩模使用于所述闪速存储器的感测晶体管的感测源极漏极区的区域中的衬底暴露并且覆盖在用于所述感测源极漏极区的所述区域之间的所述衬底；
将掺杂剂植入到由所述感测源极/漏极掩模暴露的所述区域中的所述衬底中；
移除所述感测源极/漏极掩模；
在移除所述感测源极/漏极掩模之后，在所述衬底的所述顶表面上形成所述感测晶体管的栅极介电层；
在所述栅极介电层上形成所述感测晶体管的宽度至少为400纳米的多晶硅的浮栅；
激活所植入的掺杂剂以形成所述感测晶体管的在所述浮栅下方部分地延伸的感测源极/漏极区，所述感测源极/漏极区被隔开小于200纳米；
使用所述浮栅作为掩模将掺杂剂植入邻近所述浮栅的所述衬底中，以形成所述感测源极/漏极区的深源极/漏极部分，所述深源极/漏极部分被设置在所述浮栅的外侧；
在所述浮栅和所述感测源极/漏极区的所述深源极/漏极部分的上方形成硅化物阻挡介电材料层；
将所述硅化物阻挡介电材料层图案化以留下在所述浮栅上方的所述硅化物阻挡材料层并且移除在所述感测源极/漏极区的所述深源极/漏极部分的上方的所述硅化物阻挡介电材料层；
在所述感测源极/漏极区的所述深源极/漏极部分上形成难熔金属层并且加热所述衬底以在所述深源极/漏极部分上形成金属硅化物，其中在所述浮栅上的图案化的硅化物阻挡介电材料层防止在所述栅极上形成金属硅化物，并且随后移除未反应的金属；
在所述浮栅上的所述图案化的硅化物阻挡介电材料层的上方和在所述金属硅化物的上方形成介电势垒层；
在所述介电势垒层的上方形成栅极金属层；
在所述栅极金属层的上方形成硬掩模层；
移除所述金属硅化物上方的所述硬掩模层以在所述浮栅上方形成硬掩模；
移除被所述硬掩模暴露的所述栅极金属层以在所述浮栅上方形成所述感测晶体管的金属感测栅极；以及
在形成所述金属感测栅极之后，从所述金属硅化物上方移除所述介电势垒层，其中所述硅化物阻挡介电材料层和所述介电势垒层的组合提供所述感测晶体管的顶部栅极介电层。
CN201680045464.1A 2015-08-05 2016-08-05 基于金属栅极工艺的低成本闪速存储器制造流程 Active CN107924921B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/819,401 2015-08-05
US14/819,401 US9431253B1 (en) 2015-08-05 2015-08-05 Fabrication flow based on metal gate process for making low cost flash memory
PCT/US2016/045895 WO2017024274A1 (en) 2015-08-05 2016-08-05 Low cost flash memory fabrication flow based on metal gate process

Publications (2)

Publication Number Publication Date
CN107924921A true CN107924921A (zh) 2018-04-17
CN107924921B CN107924921B (zh) 2022-06-14

Family

ID=56739928

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201680045464.1A Active CN107924921B (zh) 2015-08-05 2016-08-05 基于金属栅极工艺的低成本闪速存储器制造流程

Country Status (4)

Country Link
US (2) US9431253B1 (zh)
JP (1) JP7021821B2 (zh)
CN (1) CN107924921B (zh)
WO (1) WO2017024274A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210217798A1 (en) * 2020-01-15 2021-07-15 United Microelectronics Corp. Semiconductor image sensor device and fabrication method thereof

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102568562B1 (ko) * 2017-01-24 2023-08-18 삼성전자주식회사 반도체 장치
EP3742476B1 (en) * 2019-05-20 2024-11-06 Infineon Technologies AG Method of implanting an implant species into a substrate at different depths

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5518942A (en) * 1995-02-22 1996-05-21 Alliance Semiconductor Corporation Method of making flash EPROM cell having improved erase characteristics by using a tilt angle implant
CN101941696A (zh) * 2010-09-15 2011-01-12 复旦大学 一种适用于石墨烯基场效应管制造的纳米光刻方法
CN103026416A (zh) * 2010-08-06 2013-04-03 株式会社半导体能源研究所 半导体装置

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR0179175B1 (ko) 1995-10-05 1999-03-20 문정환 반도체 메모리 장치 및 제조방법
EP1005079B1 (en) * 1998-11-26 2012-12-26 STMicroelectronics Srl Process for integrating in a same chip a non-volatile memory and a high-performance logic circuitry
JP2000164736A (ja) * 1998-11-30 2000-06-16 Toshiba Corp 不揮発性半導体メモリ及びその製造方法
US6628544B2 (en) * 1999-09-30 2003-09-30 Infineon Technologies Ag Flash memory cell and method to achieve multiple bits per cell
JP3479010B2 (ja) * 1999-11-04 2003-12-15 Ｎｅｃエレクトロニクス株式会社 不揮発性半導体記憶装置の製造方法
JP3829088B2 (ja) * 2001-03-29 2006-10-04 株式会社東芝 半導体記憶装置
US6914820B1 (en) * 2002-05-06 2005-07-05 Multi Level Memory Technology Erasing storage nodes in a bi-directional nonvolatile memory cell
US6642111B1 (en) * 2002-07-09 2003-11-04 Powerchip Semiconductor Corp. Memory device structure and method of fabricating the same
JP4829015B2 (ja) * 2006-06-20 2011-11-30 株式会社東芝 不揮発性半導体記憶装置
JP2008205379A (ja) * 2007-02-22 2008-09-04 Toshiba Corp 不揮発性半導体メモリ及びその製造方法
JP2009016688A (ja) * 2007-07-06 2009-01-22 Sharp Corp 半導体装置の製造方法
JP5167721B2 (ja) * 2007-08-10 2013-03-21 富士通セミコンダクター株式会社 半導体装置及びその製造方法
US7745295B2 (en) * 2007-11-26 2010-06-29 Micron Technology, Inc. Methods of forming memory cells
US20100163952A1 (en) * 2008-12-31 2010-07-01 Chia-Hong Jan Flash Cell with Integrated High-K Dielectric and Metal-Based Control Gate
US20120223381A1 (en) * 2011-03-03 2012-09-06 Lu Hau-Yan Non-volatile memory structure and method for manufacturing the same
JP2013197533A (ja) * 2012-03-22 2013-09-30 Toshiba Corp 記憶装置及びその製造方法
US8930866B2 (en) * 2013-03-11 2015-01-06 Taiwan Semiconductor Manufacturing Company, Ltd. Method of converting between non-volatile memory technologies and system for implementing the method
US9236453B2 (en) * 2013-09-27 2016-01-12 Ememory Technology Inc. Nonvolatile memory structure and fabrication method thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5518942A (en) * 1995-02-22 1996-05-21 Alliance Semiconductor Corporation Method of making flash EPROM cell having improved erase characteristics by using a tilt angle implant
CN103026416A (zh) * 2010-08-06 2013-04-03 株式会社半导体能源研究所 半导体装置
CN101941696A (zh) * 2010-09-15 2011-01-12 复旦大学 一种适用于石墨烯基场效应管制造的纳米光刻方法

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20210217798A1 (en) * 2020-01-15 2021-07-15 United Microelectronics Corp. Semiconductor image sensor device and fabrication method thereof
US11538844B2 (en) * 2020-01-15 2022-12-27 United Microelectronics Corp. Semiconductor image sensor device and fabrication method thereof
US11881493B2 (en) 2020-01-15 2024-01-23 United Microelectronics Corp. Semiconductor image sensor device

Also Published As

Publication number Publication date
US9431253B1 (en) 2016-08-30
WO2017024274A1 (en) 2017-02-09
CN107924921B (zh) 2022-06-14
US10211303B2 (en) 2019-02-19
JP2018526821A (ja) 2018-09-13
JP7021821B2 (ja) 2022-02-17
US20170040332A1 (en) 2017-02-09

Similar Documents

Publication Publication Date Title
US11765904B2 (en) Non-volatile memory device having at least one metal and one semiconductor body extending through the electrode stack
US6337262B1 (en) Self aligned T-top gate process integration
CN107305894B (zh) 半导体存储器装置及其制造方法
US8772828B2 (en) Trench poly ESD formation for trench MOS and SGT
KR100884344B1 (ko) 비대칭 소스/드레인 접합을 갖는 불휘발성 메모리소자 및그 제조방법
CN102891148A (zh) 用于单栅极非易失性存储器件的结构和方法
US7795087B2 (en) Ultra-violet protected tamper resistant embedded EEPROM
US9613965B2 (en) Embedded transistor
US8957470B2 (en) Integration of memory, high voltage and logic devices
US8598644B2 (en) Nonvolatile semiconductor storage device and method of manufacturing the same
TW201214677A (en) EEPROM cell
JP2003179227A (ja) 半導体装置及びその製造方法
CN100380632C (zh) 制造半导体器件的方法
JP2006324503A (ja) 半導体装置の製造方法
CN107924921A (zh) 基于金属栅极工艺的低成本闪速存储器制造流程
JP2003502835A (ja) 半導体デバイスの製造方法
KR20060113543A (ko) 반도체 장치 및 그 제조 방법
CN1312761C (zh) 氮化物只读存储器记忆胞元配置制造方法
TWI240382B (en) Nonvolatile memory with pedestals
KR100657823B1 (ko) 리세스드 게이트를 구비한 반도체 소자 및 그의 제조 방법
US7045425B2 (en) Bird's beak-less or STI-less OTP EPROM
JP2009049138A (ja) 半導体装置の製造方法
JP6537536B2 (ja) 埋め込みフラッシュメモリセルの均一なトンネル誘電体の製造方法
CN113113489B (zh) 半导体元件及其制备方法
JP6146159B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant