CN107611110B - 功率半导体设备 - Google Patents

功率半导体设备 Download PDF

Info

Publication number
CN107611110B
CN107611110B CN201710565656.1A CN201710565656A CN107611110B CN 107611110 B CN107611110 B CN 107611110B CN 201710565656 A CN201710565656 A CN 201710565656A CN 107611110 B CN107611110 B CN 107611110B
Authority
CN
China
Prior art keywords
power semiconductor
capacitor
semiconductor device
bus system
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201710565656.1A
Other languages
English (en)
Other versions
CN107611110A (zh
Inventor
克里斯蒂安·沃尔特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semikron Electronics Co ltd
Original Assignee
Semikron Electronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semikron Electronics Co ltd filed Critical Semikron Electronics Co ltd
Publication of CN107611110A publication Critical patent/CN107611110A/zh
Application granted granted Critical
Publication of CN107611110B publication Critical patent/CN107611110B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1422Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
    • H05K7/1427Housings
    • H05K7/1432Housings specially adapted for power drive units or power converters
    • H05K7/14329Housings specially adapted for power drive units or power converters specially adapted for the configuration of power bus bars
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49562Geometry of the lead-frame for devices being provided for in H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/04Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
    • H01L23/043Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
    • H01L23/049Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body the other leads being perpendicular to the base
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49575Assemblies of semiconductor devices on lead frames
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/642Capacitive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K7/00Constructional details common to different types of electric apparatus
    • H05K7/14Mounting supporting structure in casing or on frame or rack
    • H05K7/1422Printed circuit boards receptacles, e.g. stacked structures, electronic circuit modules or box like frames
    • H05K7/1427Housings
    • H05K7/1432Housings specially adapted for power drive units or power converters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8384Sintering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01068Erbium [Er]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Inverter Devices (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Dc-Dc Converters (AREA)

Abstract

本发明涉及功率半导体设备。该功能半导体设备包括基底、功率半导体组件、导电DC电压母线系统以及与该DC电压母线系统导电连接的电容器,其中该功率半导体设备具有电容器固定装置,该电容器固定装置包括收纳设备,其中从DC电压母线系统,导电母线系统端子元件在基底的方向上延伸,将实质性地键合到电容器固定装置上的且由弹性体形成的至少一个弹性第一变形元件布置在面向DC电压母线系统的电容器固定装置的一侧上,功率半导体设备具体实现为:电容器固定装置通过至少一个第一变形元件在基底的方向上挤压DC电压母线系统并且从而将母线系统端子元件压靠在基底的导电接触区域,使得母线系统端子元件与基底的所述接触区域导电性地压力接触。

Description

功率半导体设备
技术领域
本发明涉及一种功率半导体设备。
背景技术
DE10 2009 046 403 B4公开了一种功率半导体设备,该功率半导体设备包括基底,并且包括被布置在基底上并与基底导电连接的功率半导体组件,该功率半导体设备包括导电DC电压母线系统并且包括与该DC电压母线系统导电连接的电容器,其中,该功率半导体设备具有用于固定电容器的电容器固定装置,该电容器固定装置具有用于收纳电容器的收纳设备,在该收纳设备中布置有电容器,其中与DC电压母线系统导电连接的导电母线系统端子元件在朝着基底的方向上从DC电压母线系统延伸,其中,借助于布置在电容器固定装置的阻隔元件与电容器之间的且实质上未键合到电容器固定装置上的泡沫元件,经由电容器将该母线系统端子元件压靠在基底的导电接触区域,使得母线系统端子元件与基底的所述接触区域导电性地压力接触。
因为经由电容器在母线系统端子元件上引入了压力,因此前者受到严重的机械负载,这可导致对电容器的损坏或破坏。此外,在制造功率半导体设备期间,必须将泡沫元件放置在阻隔元件与电容器之间,这是耗时且容易出错的,因为存在忘记插入至少一个泡沫元件的风险。
发明内容
本发明的目的是提供一种高效可靠的功率半导体设备,其中该功率半导体设备的电容器受到很小的机械负载。
该目的是通过一种功能半导体设备实现的,该功能半导体设备包括基底并且包括布置在基底上并与基底导电连接的功率半导体组件,该功能半导体设备包括导电DC电压母线系统并且包括与该DC电压母线系统导电连接的电容器,其中该功率半导体设备具有用于固定电容器的电容器固定装置,该电容器固定装置包括用于收纳电容器的收纳设备,在该收纳设备中布置电容器的至少一部分,其中,导电连接到此的导电母线系统端子元件在基底的方向上从DC电压母线系统延伸,其中,将实质性地键合到电容器固定装置上并且由弹性体形成的至少一个弹性第一变形元件布置在面向DC电压母线系统的电容器固定装置的一侧上,其中,功率半导体设备以如下方式具体实现:电容器固定装置通过至少一个第一变形元件在基底的方向上挤压DC电压母线系统并且从而将母线系统端子元件压靠在基底的导电接触区域,使得母线系统端子元件与所述基底的接触区域导电性地压力接触。
本发明的有利实施例从从属权利要求是显而易见的。
被证明有利的是,如果至少一个第一变形元件的一部分被布置在电容器固定装置的切口中,所述切口被指配给相应的第一变形元件,因为至少一个第一变形元件以能够实现非常高的机械负载的方式与电容器固定装置相连。
被证明有利的是,如果功率半导体设备具有AC负载电流传导元件,其中电容器固定装置具有压力元件,其中实质性地键合到压力元件并且由弹性体形成的弹性第二变形元件被布置在压力元件的面向AC负载电流传导元件的一侧上,其中功率半导体设备以如下方式具体实现:电容器固定装置通过第二变形元件将AC负载电流传导元件压靠在基底的另一导电的接触区域上,使得AC负载电流传导元件与基底导电性地压力接触。其结果是,AC负载电流传导元件以非常可靠的方式与基底导电性地压力接触。
此外,被证明有利的是,如果第二变形元件的一部分被布置在压力元件的切口中,所述切口被指配给第二变形元件,因为第二变形元件以能够实现非常高的机械负载的方式与压力元件相连。
此外,被证明有利的是,如果功率半导体设备具有印刷电路板,其中电容器固定装置具有阻隔元件,其中实质性地键合到阻隔元件且由弹性体形成并且与印刷电路板机械接触的弹性第三变形元件被布置在阻隔元件的面向印刷电路板的一侧上。其结果是,作用在印刷电路板上的机械负载降低,特别是机械振动负载降低。
此外,被证明有利的是,如果第三变形元件的一部分被布置在阻隔元件的切口中,所述切口被分配给第三变形元件,因为第三变形元件以能够实现非常高的机械负载的方式与阻隔元件相连。
此外,被证明有利的是,如果收纳设备具有收纳元件,其中电容器被布置在收纳元件与DC电压母线系统之间,其中实质性地键合到收纳元件且由弹性体形成并且与电容器机械接触的弹性第四变形元件被布置在收纳元件的面向电容器的一侧上。其结果是,作用在收纳电容器上的机械负载降低,特别是机械振动负载降低。
此外,被证明有利的是,如果弹性体具体实现为交联的硅橡胶——特别是具体实现为交联的液体硅橡胶或交联的固体硅橡胶,因为硅橡胶具有特别好的弹性性能。
此外,被证明有利的是,如果DC电压母线系统具有下述导电正电位母线和导电负电位母线,所述导电正电位母线和导电负电位母线按照通过布置在正电位母线与负电位母线之间的非导电绝缘层而彼此电绝缘的方式来布置,因为正电位母线和导电负电位母线彼此可靠地电绝缘。
此外,被证明有利的是,如果相应母线系统端子元件与正电位母线或负电位母线一体地具体实现,因为母线系统端子元件可以以特别简单的方式制造的。
此外,被证明有利的是,如果至少一个第一变形元件与DC电压母线系统的机械接触区域最大为面向电容器固定装置的DC电压母线系统的区域的70%,特别是最大为40%,特别是最大为20%,其中至少一个第一变形元件与DC电压母线系统的被布置成与母线系统端子元件直接相邻的区域机械接触。其结果是,以有目的的方式在布置母线系统端子元件的位置中大大方便地机械发生从电容器固定装置向DC电压母线系统引入力,以实现使母线系统端子元件与基底的导电接触区域的压力接触。
此外,被证明有利的是,如果功率半导体设备具有金属主体和压力产生装置,其中基底被布置在主体上,其中压力产生装置在基底的方向上对电容器固定装置施加压力,并且使得电容器固定装置通过至少一个第一变形元件在基底的方向上挤压DC电压母线系统。其结果是,长期可靠且稳定地在基底的方向上对电容器固定装置施加压力。
此外,被证明有利的是,如果压力生成装置具体实现为至少一个螺丝,因为压力产生装置是以特别简单的方式具体实现的。
此外,被证明有利的是,如果基底是具体实现为直接铜键合基底或绝缘金属基底,因为这些以特别可靠的方式构成了所具体实现的基底。
附图说明
下面参考以下附图对本发明的示例性实施例说明,其中:
图1示出了根据本发明的功率半导体设备的透视截面图,
图2示出了从侧面看的图1的细节视图,
图3示出了功率半导体设备的DC电压母线系统的透视图,所述DC电压母线系统被布置在基底上,
图4示出了从功率半导体设备的电容器固定装置和第一变形元件的下面看的透视图,以及
图5示出了功率半导体设备的电容器固定装置和第一变形元件的截面图。
图1图示了根据本发明的功率半导体设备1的透视截面图,并且图2图示了从侧面看的图1的细节视图。图3至图5图示了根据本发明的功率半导体设备1的元件的不同视图。
具体实施方式
根据本发明的功率半导体设备1具有基底2,其上布置有与基底2导电连接的功率半导体组件3。相应的功率半导体组件3优选地优选地以功率半导体开关或二极管的形式存在。在这种情况下,功率半导体开关通常以诸如例如IGBT(绝缘栅双极晶体管)或MOSFET(金属氧化物半导体场效应晶体管)的晶体管的形式存在,或者以晶闸管的形式存在。基底2具有绝缘物质体32(例如陶瓷体)和导电结构化的第一传导层31,该导电结构化的第一传导层31被布置在绝缘物质体32的第一侧上且与绝缘物质体32相连,并且由于其结构而形成了导电接触区域11。优选地,基底2具有导电的——优选地为非结构化的第二传导层33,其中绝缘物质体32被布置在结构化的第一传导层31与第二传导层33之间。如在示例性实施例中,基底2可例如以直接铜键合基底(DCB基底)的形式或以绝缘金属基底(IMS)的形式存在。功率半导体组件3优选地以实质性地键合的方式(例如借助于焊接或烧结层)与基底6的所指配的接触区域6a连接。
功率半导体设备1进一步具有导电DC电压母线系统4以及通过其电端子元件56与DC电压母线系统4导电连接的电容器44。DC电压母线系统4具有导电正电位母线7和导电负电位母线8,该导电正电位母线7和导电负电位母线8优选地按照通过布置在正电位母线7与负电位母线8之间的非导电绝缘层55(例如塑料膜)而彼此电绝缘的方式来布置。
在示例性实施例的上下文中,功率半导体组件3电互连以形成例如可用于对电压和电流进行整流并使其反相的半桥电路。功率半导体设备1具有电容器44以作为电储能器,所述电容器缓冲在功率半导体设备1处发生的DC电压。在示例性实施例中,电容器44以这种方式用作链路电容器,但也可用于不同目的。在最简单的情况下,也可能仅存在单个电容器44。
功率半导体设备1具有用于固定电容器44的电容器固定装置6,该电容器固定装置6具有用于收纳电容器44的收纳设备30。相应电容器44的至少一部分被布置在相应收纳设备30中。在示例性实施例的上下文中,电容器固定装置6具有为电容器44提供有开口的电容器固定板13,平板网17被布置在所述板的开口周围,该平板网用网框住电容器44,并且按照这种方式形成收纳设备30,在远离基底3的方向上延伸。电容器固定装置6优选地以整体方式具体实现。电容器固定装置6优选地由塑料形成的,特别是作为塑料注塑件形成的。
从DC电压母线系统4,与DC电压母线系统4导电连接的导电母线系统端子元件5和5'在基底2的方向上延伸。电容器44的电端子元件56以实质性地键合的方式(例如通过焊接、烧结、或者焊接连接)与母线系统端子元件5和5'导电接触。相应的母线系统端子元件5和5'与正电位母线7或负电位母线8一体地具体实现。
实质性地键合到电容器固定装置6并由弹性体形成的至少一个弹性第一变形元件12被布置在电容器固定装置6的面向DC电压母系统4的一侧9上,其中,优选地,多个第一变形元件12被布置在电容器固定装置6的面向DC电压母线系统4的一侧9上。功率半导体设备1以如下方式具体实现:电容器固定装置6经由至少一个第一变形元件12在基底2的方向上挤压DC电压母线系统4,并且从而将母线系统端子元件5和5'压靠在基底2的导电接触区域11,使得母线系统端子元件5和5'与基底2的所述接触区域11导电性地压力接触。
因为在本发明的情况下在母线系统端子元件5和5'上引入压力经由电容器44仅很小程度地发生或根本不发生,而是经由电容器固定装置6的面向DC电压母线系统4的一侧9,在本发明的情况下所述电容器仅承受非常低的机械负载并且因而具有非常长的寿命。因为至少一个第一变形元件12实质上地键合到电容器固定装置6并且电容器固定装置6和至少一个第一变形元件12因而形成结构化单元42,因此在功率半导体设备1的制造期间不可能忘记技术上的例如泡沫元件的常规插入,使得功率半导体设备1以可靠的方式有效地制造。
至少一个第一变形元件12与DC电压母线系统4的机械接触区域50优选地是DC电压母线系统4的面向电容器固定装置6的区域51的最大70%(参见图3),特别是最大40%,特别是最大20%,其中至少一个第一变形元件12与被布置成与母线系统端子元件5和5'直接相邻的DC电母线系统4的区域53机械接触。其结果是,基本上以有目的的方式并且从而机械方便地在布置母系统端子元件5和5'的位置上实现将力从电容器固定装置6引入到DC电压母线系统4以实现母线系统端子元件5和5'与基底2的导电接触区域11的压力接触。
至少一个第一变形元件5的一部分被布置在电容器固定装置6的切口43(参见图5)中,所述切口被指配给至少一个第一变形元件5。
第一变形元件5可通过由形成了变形元件5的弹性体所形成的连接部56彼此连接。
功率半导体设备1优选地具有AC负载电流传导元件16和压力元件19,其中将实质性地键合到压力元件19并由弹性体形成的弹性第二变形元件20布置在压力元件19的面向AC负载电流传导元件16的一侧21上,其中功能半导体设备1以如下方式具体实现:电容器固定装置6通过第二变形元件20将AC负载电流传导元件16压靠在基底2的另一个导电接触区域11,使得AC负载电流传导元件16与基底2导电性地压力接触。
功率半导体设备1进一步优选地具有印刷电路板27,并且电容器固定装置6具有阻隔元件23。实质性地键合到阻隔元件23并由弹性体形成并且与印刷电路板27具有机械接触的弹性第三变形元件20被布置在阻隔元件23的面向印刷电路板27的一侧25上。印刷电路板27经由弹性第三变形元件24以抗振的方式与功率半导体设备1的其余部分连接。通过弹性第三变形元件24减小了作用在印刷电路板27上的机械负载——特别是机械振动负载。优选地将第三变形元件24的一部分布置在阻隔元件23的切口26中,所述切口被指配给第三变形元件24。作为示例,可将用于驱动功率半导体组件3的驱动电路布置在印刷电路板27上。
收纳设备30优选地具有收纳元件28,其中将电容器44布置在收纳元件28与DC电压母线系统4之间。实质上地键合到收纳元件28并由弹性体形成并且与电容器44具有机械接触的弹性第四变形元件29被布置在收纳元件28的面向电容器44的一侧61上。通过弹性第四变形元件29减小了作用在相应电容器44上的机械负载——特别是振动负载。
弹性体优选地作为交联的硅橡胶具体实现,特别是作为交联的液体硅橡胶或交联的固体硅橡胶具体实现。
电容器固定装置6与变形元件12,20,24,29一起形成结构化单元42使得特别有效地制造功率半导体设备1。结构化单元42优选地以如下方式制造的:电容器固定装置6作为塑料注塑件制造,并且随后将其布置在被设计成通过注射技术形成弹性变形元件的反模中,并且此后将用于形成弹性变形元件的未交联的化学前体形式(例如未交联的硅橡胶)的弹性体注入到反模中,并在其中经历交联。
在最简单的情况下,电容器固定装置6可借助于由下述重力所产生的必要压力而通过至少一个第一变形元件12在基底2的方向上挤压DC电压母线系统4,所述重力用于在如果相对于地球的中心而言将电容器固定装置6布置在DC电压母系统4的上方的情况下将电容器固定装置6压向DC电压母系统4。
功率半导体设备1优选地具有金属主体63和压力产生装置62。基底2被布置在主体63上。在这种情况下,基底2可经由布置主体63与基底2之间的焊接或烧结层而实质上地键合到主体63。或者,可在基底2与主体63之间布置导热膏。压力产生装置62在基底2的方向上对电容器固定装置6施加压力。因此,电容器固定装置6在基底2的方向上经由至少一个第一变形元件12挤压DC电压母线系统4,使得母线系统端子元件5和5'压靠在基底2的导电接触区域11。压力产生装置62优选地具体实现为为至少一个螺钉62。在示例性实施例的上下文中,电容器固定装置6具有通孔41,螺钉62的一部分被引导通过所述通孔41并且螺钉62被拧入提供有内螺纹的主体63中的孔40之中。或者,主体63中的孔40还可以不具有内螺纹,并且螺钉62穿过孔40并且与螺母一起拧紧在主体63的背离基底2的一侧上。
例如,如在示例性实施例中,主体63例如可具体实现为散热器63。散热器63可具有优选地从散热器63的基板14延伸出的散热片15或冷却针片(cooling pin)。基底2被布置在散热器63的基板14上。散热器63可具体实现为基于空气的散热器或基于水的散热器。或者,主体还可具体实现为为了安装到散热器(例如基于空气的散热器或基于水的散热器)上而提供的基板14(不具有散热片15或冷却针片)。
不言而喻,除了自身排除,以单数所提到的特征,特别是第二、第三、以及第四变形元件,还可在根据本发明的功率半导体设备中呈现为多个。
在此应当注意的是,当然可对本发明的不同示例性实施例的特征进行任意地互相组合,只要这些特征不相互排斥。

Claims (15)

1.一种功率半导体设备,所述功率半导体设备包括基底并且包括被布置在所述基底上并与所述基底导电地连接的功率半导体组件,所述功率半导体设备包括导电的DC电压母线系统并且包括与所述DC电压母线系统导电地连接的电容器,
其中,所述功率半导体设备具有用于固定所述电容器的电容器固定装置,所述电容器固定装置包括用于收纳所述电容器的收纳设备,所述电容器的至少一部分被布置在所述收纳设备中,
其中,导电地连接到所述DC电压母线系统的导电的母线系统端子元件在所述基底的方向上从所述DC电压母线系统延伸,
其中,被实质性地键合到所述电容器固定装置的、并且由弹性体形成的至少一个具有弹性的第一变形元件被布置在所述电容器固定装置的面向所述DC电压母线系统的一侧上,
其中,所述功率半导体设备以如下方式来被具体实现:
所述电容器固定装置经由所述至少一个第一变形元件来在所述基底的方向上挤压所述DC电压母线系统,并且从而将所述母线系统端子元件压靠在所述基底的导电的接触区域,使得所述母线系统端子元件与所述基底的所述接触区域导电性地压力接触,
其中,所述功率半导体设备具有AC负载电流传导元件,
其中,所述电容器固定装置具有压力元件,
其中,被实质性地键合到所述压力元件的、并且由弹性体形成的具有弹性的第二变形元件被布置在所述压力元件的面向所述AC负载电流传导元件的一侧上,
其中,所述功率半导体设备以如下方式来被具体实现:
所述电容器固定装置经由所述第二变形元件将所述AC负载电流传导元件压靠在所述基底的另一导电的接触区域上,使得所述AC负载电流传导元件与所述基底导电性地压力接触。
2.根据权利要求1所述的功率半导体设备,其特征在于,
所述至少一个第一变形元件的一部分被布置在所述电容器固定装置的切口中,该切口被指配给相应的第一变形元件。
3.根据权利要求1所述的功率半导体设备,其特征在于,
所述第二变形元件的一部分被布置在所述压力元件的切口中,该切口被指配给所述第二变形元件。
4.根据权利要求1所述的功率半导体设备,其特征在于,
所述收纳设备具有收纳元件,
其中,所述电容器被布置在所述收纳元件与所述DC电压母线系统之间,
其中,被实质性地键合到所述收纳元件的、由弹性体形成的、并且与所述电容器机械地接触的具有弹性的第四变形元件被布置在所述收纳元件的面向所述电容器的一侧上。
5.根据权利要求1所述的功率半导体设备,其特征在于,
所述弹性体被具体实现为交联的硅橡胶。
6.根据权利要求1所述的功率半导体设备,其特征在于,
所述DC电压母线系统具有导电的正电位母线和导电的负电位母线,通过被布置在所述正电位母线与所述负电位母线之间的非导电绝缘层来以彼此电绝缘的方式布置所述正电位母线和所述负电位母线。
7.根据权利要求6所述的功率半导体设备,其特征在于,
各个所述母线系统端子元件与所述正电位母线或与所述负电位母线来被一体地具体实现。
8.根据权利要求1所述的功率半导体设备,其特征在于,
所述至少一个第一变形元件与所述DC电压母线系统这两者的机械地接触区域最大为所述DC电压母线系统的面向所述电容器固定装置的区域的70%,
其中,所述至少一个第一变形元件与所述DC电压母线系统中的被布置成与所述母线系统端子元件直接相邻的区域机械地接触。
9.根据权利要求1所述的功率半导体设备,其特征在于,
所述功率半导体设备具有金属主体和压力产生装置,
其中,所述基底被布置在所述主体上,
其中,所述压力产生装置在所述基底的方向上对所述电容器固定装置施加压力,并且所述电容器固定装置从而经由所述至少一个第一变形元件来在所述基底的方向上挤压所述DC电压母线系统。
10.根据权利要求9所述的功率半导体设备,其特征在于,
所述压力生成装置被具体实现为至少一个螺丝。
11.根据权利要求1所述的功率半导体设备,其特征在于,
所述弹性体被具体实现为交联的液体硅橡胶或交联的固体硅橡胶。
12.根据权利要求1所述的功率半导体设备,其特征在于,
所述至少一个第一变形元件与所述DC电压母线系统这两者的机械地接触区域最大为所述DC电压母线系统的面向所述电容器固定装置的区域的40%,
其中,所述至少一个第一变形元件与所述DC电压母线系统中的被布置成与所述母线系统端子元件直接相邻的区域机械地接触。
13.根据权利要求1所述的功率半导体设备,其特征在于,
所述至少一个第一变形元件与所述DC电压母线系统这两者的机械地接触区域最大为所述DC电压母线系统的面向所述电容器固定装置的区域的20%,
其中,所述至少一个第一变形元件与所述DC电压母线系统中的被布置成与所述母线系统端子元件直接相邻的区域机械地接触。
14.一种功率半导体设备,所述功率半导体设备包括基底并且包括被布置在所述基底上并与所述基底导电地连接的功率半导体组件,所述功率半导体设备包括导电的DC电压母线系统并且包括与所述DC电压母线系统导电地连接的电容器,
其中,所述功率半导体设备具有用于固定所述电容器的电容器固定装置,所述电容器固定装置包括用于收纳所述电容器的收纳设备,所述电容器的至少一部分被布置在所述收纳设备中,
其中,导电地连接到所述DC电压母线系统的导电的母线系统端子元件在所述基底的方向上从所述DC电压母线系统延伸,
其中,被实质性地键合到所述电容器固定装置的、并且由弹性体形成的至少一个具有弹性的第一变形元件被布置在所述电容器固定装置的面向所述DC电压母线系统的一侧上,
其中,所述功率半导体设备以如下方式来被具体实现:
所述电容器固定装置经由所述至少一个第一变形元件来在所述基底的方向上挤压所述DC电压母线系统,并且从而将所述母线系统端子元件压靠在所述基底的导电的接触区域,使得所述母线系统端子元件与所述基底的所述接触区域导电性地压力接触,
其中,所述功率半导体设备具有印刷电路板,
其中,所述电容器固定装置具有阻隔元件,
其中,被实质性地键合到所述阻隔元件的、由弹性体形成的、并且与所述印刷电路板机械地接触的具有弹性的第三变形元件被布置在所述阻隔元件的面向所述印刷电路板的一侧上。
15.根据权利要求14所述的功率半导体设备,其特征在于,
所述第三变形元件的一部分被布置在所述阻隔元件的切口中,该切口被指配给所述第三变形元件。
CN201710565656.1A 2016-07-12 2017-07-12 功率半导体设备 Active CN107611110B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE102016112777.9A DE102016112777B4 (de) 2016-07-12 2016-07-12 Leistungshalbleitereinrichtung
DE102016112777.9 2016-07-12

Publications (2)

Publication Number Publication Date
CN107611110A CN107611110A (zh) 2018-01-19
CN107611110B true CN107611110B (zh) 2023-05-09

Family

ID=60782809

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710565656.1A Active CN107611110B (zh) 2016-07-12 2017-07-12 功率半导体设备

Country Status (5)

Country Link
US (1) US10141247B2 (zh)
JP (1) JP6902418B2 (zh)
KR (1) KR102354246B1 (zh)
CN (1) CN107611110B (zh)
DE (1) DE102016112777B4 (zh)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10555425B2 (en) * 2016-02-18 2020-02-04 Magna Closures Inc. Enclosure assembly for an electronic controller having an over-molded part to protect electronic components
DE102017115883B4 (de) * 2017-07-14 2020-04-02 Semikron Elektronik Gmbh & Co. Kg Leistungselektronisches Submodul mit Gleich- und Wechselspannungsanschlusselementen und Anordnung hiermit
DE102018103316B4 (de) * 2018-02-14 2021-02-18 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitereinrichtung
DE102018202484A1 (de) * 2018-02-19 2019-08-22 Zf Friedrichshafen Ag Leistungselektronikanordnung
DE102018125852B3 (de) * 2018-10-18 2020-03-12 Semikron Elektronik Gmbh & Co. Kg Anordnung und Verfahren zur Herstellung einer solchen Anordnung sowie Leistungshalbleitereinrichtung
DE102019100595B4 (de) * 2019-01-11 2022-05-19 Semikron Elektronik Gmbh & Co. Kg Elektroeinrichtung mit einer Verschienung und mit einem Kondensator
DE102019103402B4 (de) * 2019-02-12 2020-12-17 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitereinrichtung
DE102020106407A1 (de) 2020-03-10 2021-09-16 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitereinrichtung
US20210400815A1 (en) * 2020-06-19 2021-12-23 Abb Schweiz Ag Solid state switching device including heat sinks and control electronics construction

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008258626A (ja) * 2007-04-04 2008-10-23 Semikron Elektronik Gmbh & Co Kg 押圧接触式のパワー半導体モジュール並びにその製造方法
JP2011101010A (ja) * 2009-11-04 2011-05-19 Semikron Elektronik Gmbh & Co Kg パワー半導体モジュール
DE102013209431A1 (de) * 2013-05-22 2014-11-27 Siemens Aktiengesellschaft Leistungshalbleitermodul und Verfahren zur Herstellung eines Leistungshalbleitermoduls
JP2014225664A (ja) * 2013-05-14 2014-12-04 ゼミクロン エレクトローニク ゲーエムベーハー ウント コンパニー カーゲー パワーエレクトロニクス開閉装置及びパワーエレクトロニクス開閉装置を有する装置
JP2015188076A (ja) * 2014-03-26 2015-10-29 ゼミクロン エレクトローニク ゲーエムベーハー ウント コンパニー カーゲー パワー半導体装置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1289014B1 (en) * 2001-04-02 2013-06-19 Mitsubishi Denki Kabushiki Kaisha Power semiconductor device
JP4764979B2 (ja) * 2004-06-08 2011-09-07 富士電機株式会社 半導体装置
DE102005024900B4 (de) * 2004-06-08 2012-08-16 Fuji Electric Co., Ltd. Leistungsmodul
DE102008057832B4 (de) * 2008-11-19 2010-07-01 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul mit vorgespannter Hilfskontaktfeder
DE102014106570B4 (de) * 2014-05-09 2016-03-31 Semikron Elektronik Gmbh & Co. Kg Leistungshalbleitermodul mit Schalteinrichtung und Anordnung hiermit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008258626A (ja) * 2007-04-04 2008-10-23 Semikron Elektronik Gmbh & Co Kg 押圧接触式のパワー半導体モジュール並びにその製造方法
JP2011101010A (ja) * 2009-11-04 2011-05-19 Semikron Elektronik Gmbh & Co Kg パワー半導体モジュール
JP2014225664A (ja) * 2013-05-14 2014-12-04 ゼミクロン エレクトローニク ゲーエムベーハー ウント コンパニー カーゲー パワーエレクトロニクス開閉装置及びパワーエレクトロニクス開閉装置を有する装置
DE102013209431A1 (de) * 2013-05-22 2014-11-27 Siemens Aktiengesellschaft Leistungshalbleitermodul und Verfahren zur Herstellung eines Leistungshalbleitermoduls
JP2015188076A (ja) * 2014-03-26 2015-10-29 ゼミクロン エレクトローニク ゲーエムベーハー ウント コンパニー カーゲー パワー半導体装置

Also Published As

Publication number Publication date
JP6902418B2 (ja) 2021-07-14
US10141247B2 (en) 2018-11-27
US20180019190A1 (en) 2018-01-18
KR20180007340A (ko) 2018-01-22
DE102016112777A1 (de) 2018-01-18
CN107611110A (zh) 2018-01-19
JP2018026543A (ja) 2018-02-15
DE102016112777B4 (de) 2021-03-18
KR102354246B1 (ko) 2022-01-20

Similar Documents

Publication Publication Date Title
CN107611110B (zh) 功率半导体设备
US9129932B2 (en) Semiconductor module
JP2017163135A (ja) 半導体モジュール
JP2014053618A (ja) セグメント化された基板を有するパワー半導体モジュール
US10515863B2 (en) Power module and power conversion apparatus including case and elastic member
CN108475983B (zh) 半导体装置及振动抑制装置
CN210745686U (zh) 电路结构
CN107644858B (zh) 功率电子开关装置、其布置结构及制造开关装置的方法
CN106486439B (zh) 包括两部分式壳体的功率电子子模块
CN107180806B (zh) 具有壳体的功率半导体模块
CN107768356B (zh) 包括基底和负载电流端子元件的功率半导体装置
KR100820513B1 (ko) 회로 장치
CN110582847B (zh) 半导体模块
CN107393892B (zh) 功率半导体装置
KR102224471B1 (ko) 전력 반도체 디바이스
CN108172550B (zh) 用于电力电子开关装置的压力装置、开关装置及其配置
CN109716877B (zh) 电子组件
US20150270208A1 (en) Power semiconductor device
CN115117011A (zh) 功率半导体模块和生产功率半导体模块的方法
CN111435631B (zh) 具有母线系统并且具有电容器的电气装置
CN111554667A (zh) 功率半导体装置
US20220399259A1 (en) Power Semiconductor Module
JP2020047737A (ja) 端子板及び半導体装置
CN108336051B (zh) 带有功率半导体结构元件的功率半导体模块
WO2024101049A1 (ja) プレスフィット端子、端子構造、及び半導体モジュール

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant