CN107204311A - 纳米线半导体器件及其制造方法 - Google Patents

纳米线半导体器件及其制造方法 Download PDF

Info

Publication number
CN107204311A
CN107204311A CN201610150107.3A CN201610150107A CN107204311A CN 107204311 A CN107204311 A CN 107204311A CN 201610150107 A CN201610150107 A CN 201610150107A CN 107204311 A CN107204311 A CN 107204311A
Authority
CN
China
Prior art keywords
nano wire
substrate
semiconductor device
active areas
nanowire semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610150107.3A
Other languages
English (en)
Inventor
肖德元
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zing Semiconductor Corp
Original Assignee
Zing Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zing Semiconductor Corp filed Critical Zing Semiconductor Corp
Priority to CN201610150107.3A priority Critical patent/CN107204311A/zh
Priority to US15/157,421 priority patent/US9721846B1/en
Priority to TW105127931A priority patent/TW201735363A/zh
Priority to US15/491,989 priority patent/US20170271211A1/en
Publication of CN107204311A publication Critical patent/CN107204311A/zh
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823807Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y40/00Manufacture or treatment of nanostructures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02538Group 13/15 materials
    • H01L21/02546Arsenides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02587Structure
    • H01L21/0259Microstructure
    • H01L21/02603Nanowires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02612Formation types
    • H01L21/02617Deposition types
    • H01L21/02636Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
    • H01L21/02639Preparation of substrate for selective deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823821Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823828Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232Field-effect technology
    • H01L21/8234MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238Complementary field-effect transistors, e.g. CMOS
    • H01L21/823857Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/8258Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using a combination of technologies covered by H01L21/8206, H01L21/8213, H01L21/822, H01L21/8252, H01L21/8254 or H01L21/8256
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/84Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0922Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0924Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1203Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
    • H01L27/1207Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI combined with devices in contact with the semiconductor body, i.e. bulk/SOI hybrid circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669Nanowires or nanotubes
    • H01L29/0673Nanowires or nanotubes oriented parallel to a substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107Substrate region of field-effect devices
    • H01L29/1075Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079Substrate region of field-effect devices of field-effect transistors with insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic System
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/201Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H01L29/42392Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor fully surrounding the channel, e.g. gate-all-around
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/51Insulating materials associated therewith
    • H01L29/517Insulating materials associated therewith the insulating material comprising a metallic compound, e.g. metal oxide, metal silicate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66439Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66446Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
    • H01L29/66469Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with one- or zero-dimensional channel, e.g. quantum wire field-effect transistors, in-plane gate transistors [IPG], single electron transistors [SET], Coulomb blockade transistors, striped channel transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/785Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7853Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET the body having a non-rectangular crossection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78681Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising AIIIBV or AIIBVI or AIVBVI semiconductor materials, or Se or Te
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78684Thin film transistors, i.e. transistors with a channel being at least partly a thin film having a semiconductor body comprising semiconductor materials of Group IV not being silicon, or alloys including an element of the group IV, e.g. Ge, SiN alloys, SiC alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel

Abstract

在本发明提供的纳米线半导体器件及其制造方法中,通过在PMOS有源区和NMOS有源区上分别形成高空穴迁移率的第一纳米线和高电子迁移率的第二纳米线,从而提高纳米线半导体器件的性能。

Description

纳米线半导体器件及其制造方法
技术领域
本发明涉及半导体技术领域,特别涉及一种纳米线半导体器件及其制造方法。
背景技术
在过去的四十年里,微电子工业发展一直遵循着摩尔定律。为了跟上摩尔定律的脚步,人们不断地缩小半导体器件的特征尺寸。当前,半导体器件的物理尺寸已到极限,通过缩小物理尺寸来提高性能已经非常困难。
为此,业内设计开发了各种新型的半导体器件以适应市场需求,例如纳米线场效应晶体管(Nanowire Field-Effect Transistor,简称NWFET)。NWFET的结构中具有一维纳米线沟道,由于量子限制效应,沟道内载流子远离表面分布,故载流子输运受表面散射和沟道横向电场影响小,可以获得较高的迁移率。另一方面,NWFET具有较小尺寸的沟道并且通常采用围栅结构,栅极可以从多个方向对所述沟道进行调制,从而增强栅极的调控能力,改善阈值特性。因此NWFET可以很好地抑制短沟道效应,使场效应晶体管的尺寸得以进一步缩小。同时,由于NWFET利用自身的细沟道和围栅结构改善了栅极调控能力,因此缓解了减薄栅介质厚度的需求,进而减小栅极的漏电流。基于以上优势,NWFET已经越来越受到科研人员的关注。
然而,在实际的制造和使用过程中发现,现有的纳米线半导体器件的性能比较差,还不能满足市场要求。如何进一步提升纳米线半导体器件的性能仍是本领域技术人员亟待解决的技术问题。
发明内容
本发明的目的在于提供一种纳米线半导体器件及其制造方法,以解决现有技术中纳米线半导体器件的性能差的问题。
为解决上述问题,本发明提供一种纳米线半导体器件的制造方法,所述纳米线半导体器件的制造方法包括:
提供一基底,所述基底包括NMOS有源区和PMOS有源区;
进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线;
进行第二次选择性外延生长工艺,以在所述PMOS有源区中形成多边形结构的第二纳米线;
通过刻蚀工艺去除部分基底,使得所述第一纳米线悬空于所述基底的上方;
对所述第一纳米线进行氧化退火处理;以及
在所述基底、第一纳米线和第二纳米线上依次形成栅介质层和栅电极层。
可选的,在所述的纳米线半导体器件的制造方法中,在进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线之前,提供一基底之后,还包括:在所述基底上形成隔离结构。
可选的,在所述的纳米线半导体器件的制造方法中,进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线的过程包括:
在所述基底和隔离结构上形成图形化的第一硬掩膜层,所述第一硬掩膜层中具有第一通孔,所述第一通孔的底部暴露出部分NMOS有源区的基底;
通过第一次选择性外延生长工艺在所述第一通孔暴露出的基底上形成多边形结构的第一纳米线;以及
去除所述第一硬掩膜层。
可选的,在所述的纳米线半导体器件的制造方法中,进行第二次选择性外延生长工艺,以在所述PMOS有源区中形成多边形结构的第二纳米线的过程包括:
在所述基底、隔离结构以及第一纳米线上形成图形化的第二硬掩膜层,所述第二硬掩膜层中具有第二通孔,所述第二通孔的底部暴露出部分PMOS有源区的基底;
对所述第二通孔暴露出的基底进行湿法刻蚀以形成凹陷;
通过第二次选择性外延生长工艺在所述凹陷上形成多边形结构的第二纳米线;以及
去除所述第二硬掩膜层。
可选的,在所述的纳米线半导体器件的制造方法中,对所述第一纳米线进行氧化退火处理的过程包括:
对所述第一纳米线进行热氧化;
通过湿法刻蚀工艺去除所述第一纳米线表面的氧化层;以及
在氢气环境中对所述第一纳米线的进行高温退火。
可选的,在所述的纳米线半导体器件的制造方法中,所述第一纳米线和第二纳米线采用的材料均为III-V族半导体材料。
可选的,在所述的纳米线半导体器件的制造方法中,所述第一纳米线采用的材料为锗,所述第二纳米线采用的材料为铟镓砷。
本发明还提供一种纳米线半导体器件,所述纳米线半导体器件包括:基底,所述基底包括PMOS有源区和NMOS有源区;形成于所述PMOS有源区上的第一纳米线;形成于所述NMOS有源区上的第二纳米线;完全包围所述第一纳米线并部分包围所述第二纳米线的栅介质层和栅电极层。
可选的,在所述的纳米线半导体器件中,所述第一纳米线的长度范围在2纳米到50纳米之间,所述第一纳米线的直径范围在2纳米到5纳米之间。
可选的,在所述的纳米线半导体器件中,所述第一纳米线为锗纳米线,所述锗纳米线的截面形状为圆形、椭圆形或棱形。
所述第二纳米线为铟镓砷纳米线,所述第二纳米线的截面形状为多边形。
可选的,在所述的纳米线半导体器件中,所述第一纳米线中锗的含量范围在65%到100%之间。
可选的,在所述的纳米线半导体器件中,所述栅介质层为高k介质层,所述栅介质层采用的材料为Al2O3或TiSiOx
所述栅电极层为金属电极层,所述栅电极层采用的材料为TiN、NiAu或CrAu中的任意一种。
综上所述,在本发明提供的纳米线半导体器件及其制造方法中,通过在PMOS有源区和NMOS有源区上分别形成高空穴迁移率的第一纳米线和高电子迁移率的第二纳米线,从而提高纳米线半导体器件的性能。
附图说明
图1是本发明实施例的纳米线半导体器件的制作方法的流程图;
图2至图12是本发明实施例的纳米线半导体器件的制作过程的结构示意图。
具体实施方式
以下结合附图和具体实施例对本发明提出的纳米线半导体器件及其制造方法作进一步详细说明。根据下面说明和权利要求书,本发明的优点和特征将更清楚。需说明的是,附图均采用非常简化的形式且均使用非精准的比例,仅用以方便、明晰地辅助说明本发明实施例的目的。
请参考图1,其为本发明实施例的纳米线半导体器件的制作方法的流程图。如图1所示,所述纳米线半导体器件的制造方法包括:
S10:提供一基底,所述基底包括NMOS有源区和PMOS有源区;
S11:进行第一次选择性外延生长工艺,以在所述NMOS有源区上形成多边形结构的第一纳米线;
S12:进行第二次选择性外延生长工艺,以在所述PMOS有源区上形成多边形结构的第二纳米线;
S13:通过刻蚀工艺去除部分基底,使得所述第一纳米线悬空于所述基底的上方;
S14:对所述第一纳米线进行氧化退火处理;
S15:在所述基底、第一纳米线和第二纳米线上依次形成栅介质层和栅电极层280。
图2~12为本发明实施例的纳米线半导体器件的制作过程的结构示意图,请参考图1所示,并结合图2~图12,详细说明本发明提出所述纳米线半导体器件的制作方法:
首先,如图2所示,提供一基底210,所述基底210包括图形化的NMOS有源区210b和PMOS有源区210a。
接着,如图3所示,在所述基底210上形成氧化物层并采用化学机械研磨去除多余的氧化物层,以形成隔离结构220,所述隔离结构220的顶部与所述基底210的顶部大致齐平。
然后,进行第一次选择性外延生长工艺,以在所述PMOS有源区210a上形成多边形结构的第一纳米线240。形成第一纳米线240的具体过程包括:
步骤一:在所述基底210和隔离结构220上形成图形化的第一硬掩膜层230,所述第一硬掩膜层230中具有第一通孔230a,所述第一通孔230a的底部暴露出部分PMOS有源区210a的基底210;
步骤二:通过第一次选择性外延生长工艺在所述第一通孔230a暴露出的基底210上形成多边形结构的第一纳米线240;
步骤三:去除所述第一硬掩膜层230。
如图4所示,执行步骤一之后,在所述基底210和隔离结构220的上面形成有图形化的第一硬掩膜层230,位于所述PMOS有源区210a的部分第一硬掩膜层230被刻蚀掉了,形成了第一通孔230a,所述第一通孔230a的底部暴露出所述基底210。
如图5所示,执行步骤二之后,形成了多边形结构的第一纳米线240,所述第一纳米线240与所述PMOS有源区210a的基底210相接触。
之后,进行第二次选择性外延生长工艺,以在所述NMOS有源区210b上形成多边形结构的第二纳米线260。形成第二纳米线260的具体过程包括:
步骤一:在所述基底210、隔离结构220以及第一纳米线240的上面形成图形化的第二硬掩膜层250,所述第二硬掩膜层250中具有第二通孔250a,所述第二通孔250a的底部暴露出部分NMOS有源区210b的基底210;
步骤二:对所述第二通孔250a暴露出的基底210进行湿法刻蚀以形成凹陷212;
步骤三:通过第二次选择性外延生长工艺在所述凹陷212上形成多边形结构的第二纳米线260;
步骤四:去除所述第二硬掩膜层250。
如图6所示,执行步骤一之后,在所述基底210、隔离结构220以及第一纳米线240的上面形成了图形化的第二硬掩膜层250,位于所述NMOS有源区210b的部分第二硬掩膜层250被刻蚀掉了,形成了第二通孔250a,所述第二通孔250a的底部暴露出所述基底210。
如图7所示,对所述第二通孔250a暴露出的基底210进行刻蚀之后,所述基底210中形成了凹陷212。优选的,所述凹陷212的截面形状为V型,所述刻蚀工艺采用的刻蚀液为四甲基氢氧化铵(TMAH)或KOH。
如图8所示,执行步骤三之后,在所述V型凹陷212上形成了多边形结构的第二纳米线260,所述第二纳米线260所述第二纳米线260与所述NMOS有源区210b的基底210相接触。
之后,通过第二次刻蚀工艺去除部分隔离结构220和基底210,使得所述第一纳米线240悬空于所述基底210的上方。所述第二次刻蚀工艺采用的刻蚀液为四甲基氢氧化铵(TMAH)。
如图9所示,第二次刻蚀工艺之后,所述第一纳米线240悬空于所述基底210的上方,即所述第一纳米线240与所述基底210不接触。
此后,对所述第一纳米线240进行氧化退火处理。对所述第一纳米线240进行氧化退火处理的具体过程包括:
步骤一:对所述第一纳米线240进行热氧化;
步骤二:通过湿法刻蚀工艺去除所述第一纳米线240表面的氧化层;
步骤三:在氢气环境中,对所述第一纳米线240的进行高温退火。
如图10所示,在氧化退火处理过程中,锗硅进行氧化浓缩,使得所述第一纳米线240的锗浓缩形成锗纳米线,氧化和湿法刻蚀使得所述锗纳米线具有更光滑的表面,氧化退火处理之后,所述第一纳米线240(即锗纳米线)的截面形状由多边形变为圆形、椭圆形或棱形。
最后,在所述基底210、第一纳米线240和第二纳米线260上依次形成栅介质层270和栅电极层280。
如图11所示,在所述基底210、隔离结构220、第一纳米线240以及第二纳米线260上形成栅介质层270之后,所述栅介质层270覆盖在所述基底210、隔离结构220、第一纳米线240以及第二纳米线260的表面上。
如图12所示,在所述栅介质层270上形成栅电极层280之后,所述栅电极层280完全包围所述第一纳米线240,同时包围所述第二纳米线260大部分的表面。
所述栅介质层270的形成工艺可以是原子层沉积(ALD)工艺、金属有机化合物化学气相沉积(MOCVD)工艺或化学气相沉积(CVD)工艺或其他现有的工艺技术。所述栅电极层280的形成工艺可以是原子层沉积(ALD)工艺、金属有机化合物化学气相沉积(MOCVD)工艺或分子束外延(MBE)工艺或其他现有的工艺技术。
至此,形成了所述纳米线半导体器件200。所述纳米线半导体器件200的PMOS有源区210a上形成有锗纳米线,NMOS有源区210b上形成有铟镓砷纳米线。由于,所述锗纳米线(Ge)具有较高的空穴迁移率,所述铟镓砷纳米线(InGaAs)具有较高的电子迁移率,因此所述纳米线半导体器件200的性能得以提高。
对纳米线半导体器件而言,纳米线的制作是其关键工艺,直接关系到纳米线半导体器件的性能。现有的锗纳米线的制作过程通常包括:首先,形成具有硅核的纳米线;接着,通过氧化退火处理,使锗向中心聚集以形成锗纳米线。然而,由于内核中硅的含量较高,因此提高锗纳米线中锗含量的工艺难度较大。所形成的纳米线半导体器件中,纳米线的锗含量较低,对半导体器件的性能造成了不利影响。
本实施例中,锗纳米线在制作过程中不需要先形成具有硅核的纳米线,直接利用锗进行外延生长,后续氧化退火处理后所形成的锗纳米线具有较高的锗含量。
试验证明,所述纳米线半导体器件200中第一纳米线240的锗含量在65%到100%之间,明显高于现有的锗纳米线的锗含量(通常在50%以下)。由此可见,采用所述纳米线半导体器件的制造方法制作的半导体器件,能够有效地提升器件性能。
相应的,本发明还提供一种纳米线半导体器件。请参考图12,其为本发明实施例的纳米线半导体器件的结构示意图。如图12所示,所述纳米线半导体器件包括:基底210,所述基底210包括PMOS有源区210a和NMOS有源区210b;:形成于所述PMOS有源区210a上的第一纳米线240;形成于所述NMOS有源区210b上的第二纳米线260;完全包围所述第一纳米线240并部分包围所述第二纳米线260的栅介质层270和栅电极层280。
具体的,所述第一纳米线240和第二纳米线260分别形成于所述基底210的PMOS有源区210a和NMOS有源区210b,所述栅介质层270形成于所述基底210、第一纳米线240和第二纳米线260上,所述栅电极层280形成于所述栅介质层270上。所述第一纳米线240被所述栅介质层270与栅电极层280完全包围,所述第二纳米线260中位于隔离结构220上方的区域也被所述栅介质层270与栅电极层280包围。
其中,所述栅介质层270为高k介质层。例如,所述栅介电层270的材料为Al2O3或TiSiOx。采用高k材料制作栅介质层270,能够提高纳米线半导体器件的电学性能。所述栅电极层280为金属电极层,所述栅电极层280采用的材料为TiN、NiAu或CrAu中的一种。
所述第一纳米线240和第二纳米线260采用的材料为III-V族半导体材料,所述III-V族半导体材料包括硅、硅锗、碳化硅或锗。优选的,所述第一纳米线240采用的材料为锗(Ge),所述第二纳米线260采用的材料为铟镓砷(InGaAs)。
所述第一纳米线240的截面形状为圆形,所述第二纳米线260的截面形状为多边形。优选的,所述第二纳米线260的截面形状为边长数大于或等于五的多边形。
优选的,所述第一纳米线240的长度范围在2纳米到50纳米之间,所述第一纳米线240的直径范围在2纳米到5纳米之间。
综上可见,在本发明实施例提供的纳米线半导体器件及其制造方法中,通过在PMOS有源区和NMOS有源区上分别形成高空穴迁移率的第一纳米线和高电子迁移率的第二纳米线,从而提高纳米线半导体器件的性能。
上述描述仅是对本发明较佳实施例的描述,并非对本发明范围的任何限定,本发明领域的普通技术人员根据上述揭示内容做的任何变更、修饰,均属于权利要求书的保护范围。

Claims (12)

1.一种纳米线半导体器件的制造方法,其特征在于,包括:
提供一基底,所述基底包括NMOS有源区和PMOS有源区;
进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线;
进行第二次选择性外延生长工艺,以在所述PMOS有源区中形成多边形结构的第二纳米线;
通过刻蚀工艺去除部分基底,使得所述第一纳米线悬空于所述基底的上方;
对所述第一纳米线进行氧化退火处理;以及
在所述基底、第一纳米线和第二纳米线上依次形成栅介质层和栅电极层。
2.如权利要求1所述的纳米线半导体器件的制造方法,其特征在于,在进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线之前,提供一基底之后,还包括:在所述基底上形成隔离结构。
3.如权利要求2所述的纳米线半导体器件的制造方法,其特征在于,进行第一次选择性外延生长工艺,以在所述NMOS有源区中形成多边形结构的第一纳米线的过程包括:
在所述基底和隔离结构上形成图形化的第一硬掩膜层,所述第一硬掩膜层中具有第一通孔,所述第一通孔的底部暴露出部分NMOS有源区的基底;
通过第一次选择性外延生长工艺在所述第一通孔暴露出的基底上形成多边形结构的第一纳米线;以及
去除所述第一硬掩膜层。
4.如权利要求2所述的纳米线半导体器件的制造方法,其特征在于,进行第二次选择性外延生长工艺,以在所述PMOS有源区中形成多边形结构的第二纳米线的过程包括:
在所述基底、隔离结构以及第一纳米线上形成图形化的第二硬掩膜层,所述第二硬掩膜层中具有第二通孔,所述第二通孔的底部暴露出部分PMOS有源区的基底;
对所述第二通孔暴露出的基底进行湿法刻蚀以形成凹陷;
通过第二次选择性外延生长工艺在所述凹陷上形成多边形结构的第二纳米线;以及
去除所述第二硬掩膜层。
5.如权利要求1所述的纳米线半导体器件的制造方法,其特征在于,对所述第一纳米线进行氧化退火处理的过程包括:
对所述第一纳米线进行热氧化;
通过湿法刻蚀工艺去除所述第一纳米线表面的氧化层;以及
在氢气环境中对所述第一纳米线的进行高温退火。
6.如权利要求1所述的纳米线半导体器件的制造方法,其特征在于,所述第一纳米线和第二纳米线采用的材料均为III-V族半导体材料。
7.如权利要求6所述的纳米线半导体器件的制造方法,其特征在于,所述第一纳米线采用的材料为锗,所述第二纳米线采用的材料为铟镓砷。
8.一种纳米线半导体器件,其特征在于,包括:基底,所述基底包括PMOS有源区和NMOS有源区;形成于所述PMOS有源区上的第一纳米线;形成于所述NMOS有源区上的第二纳米线;完全包围所述第一纳米线并部分包围所述第二纳米线的栅介质层和栅电极层。
9.如权利要求8所述的纳米线半导体器件,其特征在于,所述第一纳米线的长度范围在2纳米到50纳米之间,所述第一纳米线的直径范围在2纳米到5纳米之间。
10.如权利要求8所述的纳米线半导体器件,其特征在于,所述第一纳米线为锗纳米线,所述锗纳米线的截面形状为圆形、椭圆形或棱形;
所述第二纳米线为铟镓砷纳米线,所述第二纳米线的截面形状为多边形。
11.如权利要求10所述的纳米线半导体器件,其特征在于,所述第一纳米线中锗的含量范围在65%到100%之间。
12.如权利要求8所述的纳米线半导体器件,其特征在于,所述栅介质层为高k介质层,所述栅介质层采用的材料为Al2O3或TiSiOx
所述栅电极层为金属电极层,所述栅电极层采用的材料为TiN、NiAu或CrAu中的任意一种。
CN201610150107.3A 2016-03-16 2016-03-16 纳米线半导体器件及其制造方法 Pending CN107204311A (zh)

Priority Applications (4)

Application Number Priority Date Filing Date Title
CN201610150107.3A CN107204311A (zh) 2016-03-16 2016-03-16 纳米线半导体器件及其制造方法
US15/157,421 US9721846B1 (en) 2016-03-16 2016-05-18 Hybrid integration fabrication of nanowire gate-all-around GE PFET and polygonal III-V PFET CMOS device
TW105127931A TW201735363A (zh) 2016-03-16 2016-08-30 奈米線半導體元件及其製造方法
US15/491,989 US20170271211A1 (en) 2016-03-16 2017-04-20 Hybrid integration fabrication of nanowire gate-all-around ge pfet and polygonal iii-v pfet cmos device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610150107.3A CN107204311A (zh) 2016-03-16 2016-03-16 纳米线半导体器件及其制造方法

Publications (1)

Publication Number Publication Date
CN107204311A true CN107204311A (zh) 2017-09-26

Family

ID=59383181

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610150107.3A Pending CN107204311A (zh) 2016-03-16 2016-03-16 纳米线半导体器件及其制造方法

Country Status (3)

Country Link
US (2) US9721846B1 (zh)
CN (1) CN107204311A (zh)
TW (1) TW201735363A (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114284212A (zh) * 2021-06-02 2022-04-05 青岛昇瑞光电科技有限公司 FinFET结构及其制备方法
CN116682843A (zh) * 2023-08-03 2023-09-01 浙江大学 一种纳米线发光器件及其制备方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11264285B2 (en) * 2019-07-08 2022-03-01 Tokyo Electron Limited Method for forming film stacks with multiple planes of transistors having different transistor architectures

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120319084A1 (en) * 2009-12-04 2012-12-20 International Business Machines Corporation Planar and nanowire field effect transistors
CN103928482A (zh) * 2014-03-31 2014-07-16 上海新储集成电路有限公司 一种cmos纳米线晶体管结构及制备方法
CN104425495A (zh) * 2013-08-20 2015-03-18 台湾积体电路制造股份有限公司 硅和硅锗纳米线的形成
CN104752200A (zh) * 2013-12-27 2015-07-01 中芯国际集成电路制造(上海)有限公司 晶体管及其制造方法
CN104813443A (zh) * 2012-12-20 2015-07-29 英特尔公司 纳米级结构上的外延膜

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7727830B2 (en) * 2007-12-31 2010-06-01 Intel Corporation Fabrication of germanium nanowire transistors
JP4724231B2 (ja) * 2009-01-29 2011-07-13 株式会社東芝 半導体装置およびその製造方法
US8399314B2 (en) * 2010-03-25 2013-03-19 International Business Machines Corporation p-FET with a strained nanowire channel and embedded SiGe source and drain stressors
US8298881B2 (en) * 2010-06-28 2012-10-30 International Business Machines Corporation Nanowire FET with trapezoid gate structure
US8183104B2 (en) * 2010-07-07 2012-05-22 Hobbs Christopher C Method for dual-channel nanowire FET device
US8753942B2 (en) * 2010-12-01 2014-06-17 Intel Corporation Silicon and silicon germanium nanowire structures
US8716072B2 (en) * 2011-07-25 2014-05-06 International Business Machines Corporation Hybrid CMOS technology with nanowire devices and double gated planar devices
DE112011106004B4 (de) * 2011-12-23 2017-07-13 Intel Corporation Halbleiterstruktur und Verfahren zum Herstellen einer CMOS-Nanodraht-Halbleiterstruktur
CN103854971B (zh) * 2012-12-04 2016-10-05 中芯国际集成电路制造(上海)有限公司 纳米线的制造方法、纳米线场效应晶体管的制造方法
CN103985751B (zh) * 2013-02-08 2016-12-28 中国科学院微电子研究所 半导体设置及其制造方法
US8853019B1 (en) * 2013-03-13 2014-10-07 Globalfoundries Inc. Methods of forming a semiconductor device with a nanowire channel structure by performing an anneal process
US9263520B2 (en) * 2013-10-10 2016-02-16 Globalfoundries Inc. Facilitating fabricating gate-all-around nanowire field-effect transistors
US9343529B2 (en) * 2014-09-05 2016-05-17 International Business Machines Corporation Method of formation of germanium nanowires on bulk substrates
CN106033769B (zh) * 2015-03-12 2020-10-27 联华电子股份有限公司 纳米线结构及其制作方法
US9431483B1 (en) * 2015-03-16 2016-08-30 United Microelectronics Corp. Nanowire and method of fabricating the same
US9443949B1 (en) * 2015-03-27 2016-09-13 International Business Machines Corporation Techniques for multiple gate workfunctions for a nanowire CMOS technology
US9780166B2 (en) * 2015-03-30 2017-10-03 International Business Machines Corporation Forming multi-stack nanowires using a common release material

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120319084A1 (en) * 2009-12-04 2012-12-20 International Business Machines Corporation Planar and nanowire field effect transistors
CN104813443A (zh) * 2012-12-20 2015-07-29 英特尔公司 纳米级结构上的外延膜
CN104425495A (zh) * 2013-08-20 2015-03-18 台湾积体电路制造股份有限公司 硅和硅锗纳米线的形成
CN104752200A (zh) * 2013-12-27 2015-07-01 中芯国际集成电路制造(上海)有限公司 晶体管及其制造方法
CN103928482A (zh) * 2014-03-31 2014-07-16 上海新储集成电路有限公司 一种cmos纳米线晶体管结构及制备方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114284212A (zh) * 2021-06-02 2022-04-05 青岛昇瑞光电科技有限公司 FinFET结构及其制备方法
CN114284212B (zh) * 2021-06-02 2023-12-26 青岛昇瑞光电科技有限公司 FinFET结构及其制备方法
CN116682843A (zh) * 2023-08-03 2023-09-01 浙江大学 一种纳米线发光器件及其制备方法
CN116682843B (zh) * 2023-08-03 2023-11-28 浙江大学 一种纳米线发光器件及其制备方法

Also Published As

Publication number Publication date
TW201735363A (zh) 2017-10-01
US20170271211A1 (en) 2017-09-21
US9721846B1 (en) 2017-08-01

Similar Documents

Publication Publication Date Title
US9590085B2 (en) Method and structure for III-V FinFET
CN103094335B (zh) 高电子迁移率晶体管及其形成方法
CN102881720B (zh) 半导体结构及其形成方法
US9257535B2 (en) Gate-all-around metal-oxide-semiconductor transistors with gate oxides
US9837517B2 (en) Method for making III-V nanowire quantum well transistor
CN105932041B (zh) N面GaN基鳍式高电子迁移率晶体管及制作方法
US10553496B2 (en) Complementary metal-oxide-semiconductor field-effect transistor and method thereof
CN101506958A (zh) 场效应晶体管
US9640660B2 (en) Asymmetrical FinFET structure and method of manufacturing same
US9954106B2 (en) III-V fin on insulator
KR102523769B1 (ko) 수직 나노와이어 mosfet의 제조에서의 수직 게이트-라스트 공정을 위한 방법
CN107204311A (zh) 纳米线半导体器件及其制造方法
CN107170818A (zh) 半导体器件
CN103779182B (zh) 纳米线的制造方法
CN107644816A (zh) FinFET半导体器件及其制造方法
US11495500B2 (en) Horizontal GAA nano-wire and nano-slab transistors
US11257736B2 (en) Semiconductor structure and fabrication method thereof
CN107424994A (zh) 环栅iii-v量子阱晶体管及锗无结晶体管及其制造方法
CN106611790B (zh) 垂直晶体管及其制备方法
KR102544338B1 (ko) 금속 산화물 반도체 소자 및 그 제조방법
US10777665B2 (en) III-V and Zn based finFET structure formed using low temperature deposition techniques
CN108807175B (zh) 半导体结构及其形成方法
CN107068769B (zh) 半导体器件及其制作方法
TW201717323A (zh) 高壓無接面場效應元件及其形成方法
CN110544620A (zh) 硅外延生长方法及半导体结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170926