CN104464813A - 存储器控制设备、存储器控制方法及信息设备 - Google Patents

存储器控制设备、存储器控制方法及信息设备 Download PDF

Info

Publication number
CN104464813A
CN104464813A CN201410491575.8A CN201410491575A CN104464813A CN 104464813 A CN104464813 A CN 104464813A CN 201410491575 A CN201410491575 A CN 201410491575A CN 104464813 A CN104464813 A CN 104464813A
Authority
CN
China
Prior art keywords
memory
cpu
ram
nonvolatile memory
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201410491575.8A
Other languages
English (en)
Chinese (zh)
Inventor
野村贺久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of CN104464813A publication Critical patent/CN104464813A/zh
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3287Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1694Configuration of memory controller to different memory types
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/30Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/30Monitoring
    • G06F11/3051Monitoring arrangements for monitoring the configuration of the computing system or of the computing system component, e.g. monitoring the presence of processing resources, peripherals, I/O links, software programs
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0223User address space allocation, e.g. contiguous or non contiguous base addressing
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/875Monitoring of systems including the internet
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Record Information Processing For Printing (AREA)
  • Memory System (AREA)
  • Power Sources (AREA)
  • Accessory Devices And Overall Control Thereof (AREA)
CN201410491575.8A 2013-09-25 2014-09-23 存储器控制设备、存储器控制方法及信息设备 Pending CN104464813A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013198330A JP6165008B2 (ja) 2013-09-25 2013-09-25 メモリ制御装置、メモリ制御方法、情報機器及びプログラム
JP2013-198330 2013-09-25

Publications (1)

Publication Number Publication Date
CN104464813A true CN104464813A (zh) 2015-03-25

Family

ID=51655549

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410491575.8A Pending CN104464813A (zh) 2013-09-25 2014-09-23 存储器控制设备、存储器控制方法及信息设备

Country Status (5)

Country Link
US (1) US10268257B2 (enExample)
EP (1) EP2857979B1 (enExample)
JP (1) JP6165008B2 (enExample)
KR (1) KR101762242B1 (enExample)
CN (1) CN104464813A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017107164A1 (zh) * 2015-12-25 2017-06-29 研祥智能科技股份有限公司 异构混合内存架构的计算机系统及其控制方法、内存检测系统
CN111190540A (zh) * 2019-12-25 2020-05-22 晶晨半导体(上海)股份有限公司 内存接口写入均衡的控制方法及装置
CN112699065A (zh) * 2019-10-23 2021-04-23 佳能株式会社 信息处理设备和信息处理设备的控制方法
US20240345943A1 (en) * 2022-04-22 2024-10-17 Chongqing Boe Optoelectronics Technology Co., Ltd. Method and Apparatus for Controlling Read Timing, and Computer-Readable Storage Medium

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9830086B2 (en) * 2016-03-03 2017-11-28 Samsung Electronics Co., Ltd. Hybrid memory controller for arbitrating access to volatile and non-volatile memories in a hybrid memory group
US10592114B2 (en) 2016-03-03 2020-03-17 Samsung Electronics Co., Ltd. Coordinated in-module RAS features for synchronous DDR compatible memory
US11003381B2 (en) * 2017-03-07 2021-05-11 Samsung Electronics Co., Ltd. Non-volatile memory storage device capable of self-reporting performance capabilities
US10650899B2 (en) * 2017-04-27 2020-05-12 Everspin Technologies, Inc. Delayed write-back in memory with calibration support

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5918242A (en) * 1994-03-14 1999-06-29 International Business Machines Corporation General-purpose customizable memory controller
US20060101292A1 (en) * 2004-11-10 2006-05-11 Microsoft Corporation Power state selection heuristic
US20080082766A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Systems and apparatus with programmable memory control for heterogeneous main memory
US20110239043A1 (en) * 2010-03-29 2011-09-29 Dot Hill Systems Corporation Buffer management method and apparatus for power reduction during flash operation
US20120110286A1 (en) * 2010-10-29 2012-05-03 Ricoh Company, Limited Image processing apparatus, power-saving recovery control method, and computer program product
US20120324252A1 (en) * 2007-11-30 2012-12-20 Symbol Technologies, Inc. Dynamic battery capacity allocation for data retention among mobile computers and electronic devices
US20120324251A1 (en) * 2011-05-26 2012-12-20 Sony Mobile Communications Ab Optimized hibernate mode for wireless device

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58125125A (ja) * 1982-01-21 1983-07-26 Toshiba Corp プログラムの起動方法
JPH04248641A (ja) * 1991-02-05 1992-09-04 Sanyo Electric Co Ltd メモリ制御装置
KR0158489B1 (ko) * 1995-12-20 1998-12-15 김광호 반도체 메모리 디바이스의 구분방법
US6681286B2 (en) * 2000-01-25 2004-01-20 Via Technologies, Inc. Control chipset having dual-definition pins for reducing circuit layout of memory slot
TW493119B (en) * 2001-03-28 2002-07-01 Via Tech Inc Method for automatically identifying the type of memory and motherboard using the same
US6989861B2 (en) * 2001-09-14 2006-01-24 Hewlett-Packard Development Company, L.P. User selection of power-on configuration
US7627464B2 (en) * 2002-04-18 2009-12-01 Standard Microsystems Corporation Bootable solid state floppy disk drive
EP1408510A3 (en) * 2002-05-17 2005-05-18 Matsushita Electric Industrial Co., Ltd. Memory control apparatus, method and program
US20060245230A1 (en) * 2005-04-29 2006-11-02 Ambroggi Luca D Memory module and method for operating a memory module
GB2426360A (en) * 2005-05-18 2006-11-22 Symbian Software Ltd Reorganisation of memory for conserving power in a computing device
US7321524B2 (en) * 2005-10-17 2008-01-22 Rambus Inc. Memory controller with staggered request signal output
US7594073B2 (en) * 2006-09-29 2009-09-22 Intel Corporation Method and apparatus for caching memory content on a computing system to facilitate instant-on resuming from a hibernation state
JP2008129351A (ja) * 2006-11-21 2008-06-05 Toshiba Corp 画像表示装置及び画像表示方法
US8738840B2 (en) * 2008-03-31 2014-05-27 Spansion Llc Operating system based DRAM/FLASH management scheme
TWI375888B (en) 2008-05-16 2012-11-01 Phison Electronics Corp Method, apparatus and controller for managing memories
US8169839B2 (en) * 2009-02-11 2012-05-01 Stec, Inc. Flash backed DRAM module including logic for isolating the DRAM
US8977831B2 (en) * 2009-02-11 2015-03-10 Stec, Inc. Flash backed DRAM module storing parameter information of the DRAM module in the flash
US8255620B2 (en) * 2009-08-11 2012-08-28 Texas Memory Systems, Inc. Secure Flash-based memory system with fast wipe feature
US9110568B2 (en) * 2009-10-13 2015-08-18 Google Inc. Browser tab management
JP5623090B2 (ja) 2010-01-29 2014-11-12 キヤノン株式会社 情報処理装置、情報処理装置の制御方法及び制御プログラム
JP2012033002A (ja) * 2010-07-30 2012-02-16 Toshiba Corp メモリ管理装置およびメモリ管理方法
JP2013004043A (ja) 2011-06-22 2013-01-07 Fuji Xerox Co Ltd 情報処理装置、画像形成装置およびプログラム
US20130046934A1 (en) * 2011-08-15 2013-02-21 Robert Nychka System caching using heterogenous memories
US9069551B2 (en) * 2011-12-22 2015-06-30 Sandisk Technologies Inc. Systems and methods of exiting hibernation in response to a triggering event
EP2620838B1 (en) * 2012-01-26 2015-04-22 ST-Ericsson SA Automatic partial array self-refresh
KR20140026889A (ko) * 2012-08-23 2014-03-06 삼성전자주식회사 선택적으로 리프레쉬를 수행하는 저항성 메모리 장치 및 저항성 메모리장치의 리프레쉬 방법
JP5787852B2 (ja) * 2012-09-07 2015-09-30 株式会社東芝 制御装置、情報処理装置、制御方法およびプログラム
KR20150098649A (ko) * 2012-12-22 2015-08-28 퀄컴 인코포레이티드 비-휘발성 메모리의 이용을 통한 휘발성 메모리의 전력 소비 감소
US9032139B2 (en) * 2012-12-28 2015-05-12 Intel Corporation Memory allocation for fast platform hibernation and resumption of computing systems
KR20140093505A (ko) * 2013-01-18 2014-07-28 삼성전자주식회사 단말기의 메모리 확장 장치 및 방법
US9286985B2 (en) * 2013-02-12 2016-03-15 Kabushiki Kaisha Toshiba Semiconductor device with power mode transitioning operation
JP6087662B2 (ja) * 2013-02-28 2017-03-01 株式会社東芝 制御装置、制御プログラム及び情報処理システム
US20140281148A1 (en) * 2013-03-15 2014-09-18 Kabushiki Kaisha Toshiba Memory system

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5918242A (en) * 1994-03-14 1999-06-29 International Business Machines Corporation General-purpose customizable memory controller
US20060101292A1 (en) * 2004-11-10 2006-05-11 Microsoft Corporation Power state selection heuristic
US20080082766A1 (en) * 2006-09-28 2008-04-03 Okin Kenneth A Systems and apparatus with programmable memory control for heterogeneous main memory
US20120324252A1 (en) * 2007-11-30 2012-12-20 Symbol Technologies, Inc. Dynamic battery capacity allocation for data retention among mobile computers and electronic devices
US20110239043A1 (en) * 2010-03-29 2011-09-29 Dot Hill Systems Corporation Buffer management method and apparatus for power reduction during flash operation
US20120110286A1 (en) * 2010-10-29 2012-05-03 Ricoh Company, Limited Image processing apparatus, power-saving recovery control method, and computer program product
US20120324251A1 (en) * 2011-05-26 2012-12-20 Sony Mobile Communications Ab Optimized hibernate mode for wireless device

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2017107164A1 (zh) * 2015-12-25 2017-06-29 研祥智能科技股份有限公司 异构混合内存架构的计算机系统及其控制方法、内存检测系统
CN112699065A (zh) * 2019-10-23 2021-04-23 佳能株式会社 信息处理设备和信息处理设备的控制方法
CN111190540A (zh) * 2019-12-25 2020-05-22 晶晨半导体(上海)股份有限公司 内存接口写入均衡的控制方法及装置
CN111190540B (zh) * 2019-12-25 2021-06-04 晶晨半导体(上海)股份有限公司 内存接口写入均衡的控制方法及装置
US20240345943A1 (en) * 2022-04-22 2024-10-17 Chongqing Boe Optoelectronics Technology Co., Ltd. Method and Apparatus for Controlling Read Timing, and Computer-Readable Storage Medium
US12314161B2 (en) * 2022-04-22 2025-05-27 Chongqing Boe Optoelectronics Technology Co., Ltd. Method and apparatus for controlling read timing, and computer-readable storage medium

Also Published As

Publication number Publication date
JP2015064758A (ja) 2015-04-09
KR20150034096A (ko) 2015-04-02
EP2857979B1 (en) 2016-08-31
JP6165008B2 (ja) 2017-07-19
KR101762242B1 (ko) 2017-07-27
US10268257B2 (en) 2019-04-23
US20150089267A1 (en) 2015-03-26
EP2857979A1 (en) 2015-04-08

Similar Documents

Publication Publication Date Title
CN104464813A (zh) 存储器控制设备、存储器控制方法及信息设备
US10109328B2 (en) Memory controller for adjusting timing based on memory power states
US20060064538A1 (en) Memory controller, memory device and control method for the memory controller
EP0797207A2 (en) Mode register control circuit and semiconductor device having the same
KR20150124751A (ko) 불휘발성 메모리 시스템
US20050132128A1 (en) Flash memory device and flash memory system including buffer memory
EP3846170B1 (en) Storage device and operating method thereof
TW550596B (en) Synchronous semiconductor memory device for controlling cell operations by using frequency information of a clock signal
US20130235419A1 (en) Image forming apparatus and information processing apparatus
US7571276B2 (en) Read operation for semiconductor memory devices
JP4298610B2 (ja) データ記憶装置
CN104810055A (zh) Flash芯片读写控制电路和方法、AMOLED应用电路
CN107665174A (zh) 具有非易失性存储器和易失性存储器的存储系统
KR20120045320A (ko) 반도체 메모리 장치 및 그 동작방법
CN1917079B (zh) 非混合型存储器控制器和混合型存储器间的封装电路和方法
CN100444115C (zh) 使用与非闪存控制成像设备的初始化的装置和方法
US8631214B2 (en) Memory control circuit, control method therefor, and image processing apparatus
JPH10254425A (ja) タイミング調整回路
JP2016218749A (ja) 情報処理装置、情報処理方法、及びプログラム
TWI323409B (en) Apparatus and related method for controlling switch module in memory by detecting operating frequency of specific signal in memory
JP2008152315A (ja) 信号処理回路
JP4761120B2 (ja) 電子機器、画像形成装置
JP2008302583A (ja) 印刷制御回路及び画像形成装置
US20150332133A1 (en) Image processing apparatus, information processing method, and program for high speed activation and terminal reduction
JP2013218404A (ja) 電子機器、及びメモリー制御方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20150325