CN104412222B - 用于时钟域之间数据传输的设备 - Google Patents

用于时钟域之间数据传输的设备 Download PDF

Info

Publication number
CN104412222B
CN104412222B CN201380034642.7A CN201380034642A CN104412222B CN 104412222 B CN104412222 B CN 104412222B CN 201380034642 A CN201380034642 A CN 201380034642A CN 104412222 B CN104412222 B CN 104412222B
Authority
CN
China
Prior art keywords
clock
clock domain
bus
equipment
domain
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201380034642.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN104412222A (zh
Inventor
马库斯·巴卡·耶尔托
弗兰克·贝恩特森
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nordic Semiconductor ASA
Original Assignee
Nordic Semiconductor ASA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nordic Semiconductor ASA filed Critical Nordic Semiconductor ASA
Publication of CN104412222A publication Critical patent/CN104412222A/zh
Application granted granted Critical
Publication of CN104412222B publication Critical patent/CN104412222B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12Synchronisation of different clock signals provided by a plurality of clock generators
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0008Synchronisation information channels, e.g. clock distribution lines
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4027Coupling between buses using bus bridges
    • G06F13/405Coupling between buses using bus bridges where the bridge performs a synchronising function
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00Modulated-carrier systems
    • H04L27/26Systems using multi-frequency codes
    • H04L27/2601Multicarrier modulation systems
    • H04L27/2647Arrangements specific to the receiver only
    • H04L27/2655Synchronisation arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/707Spread spectrum techniques using direct sequence modulation
    • H04B1/7073Synchronisation aspects
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69Spread spectrum techniques
    • H04B1/713Spread spectrum techniques using frequency hopping
    • H04B1/7156Arrangements for sequence synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
CN201380034642.7A 2012-06-27 2013-06-20 用于时钟域之间数据传输的设备 Expired - Fee Related CN104412222B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB1211425.2A GB2503473A (en) 2012-06-27 2012-06-27 Data transfer from lower frequency clock domain to higher frequency clock domain
GB1211425.2 2012-06-27
PCT/GB2013/051608 WO2014001765A1 (en) 2012-06-27 2013-06-20 Data transfer between clock domains

Publications (2)

Publication Number Publication Date
CN104412222A CN104412222A (zh) 2015-03-11
CN104412222B true CN104412222B (zh) 2018-06-05

Family

ID=46704315

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380034642.7A Expired - Fee Related CN104412222B (zh) 2012-06-27 2013-06-20 用于时钟域之间数据传输的设备

Country Status (8)

Country Link
US (1) US9515812B2 (enExample)
EP (1) EP2847664B1 (enExample)
JP (1) JP6192065B2 (enExample)
KR (1) KR20150037900A (enExample)
CN (1) CN104412222B (enExample)
GB (1) GB2503473A (enExample)
TW (1) TWI604689B (enExample)
WO (1) WO2014001765A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2528481B (en) 2014-07-23 2016-08-17 Ibm Updating of shadow registers in N:1 clock domain
GB201907717D0 (en) * 2019-05-31 2019-07-17 Nordic Semiconductor Asa Apparatus and methods for dc-offset estimation
TWI740564B (zh) * 2020-07-03 2021-09-21 鴻海精密工業股份有限公司 跨時鐘域信號傳輸方法、電路以及電子裝置
GB202014083D0 (en) * 2020-09-08 2020-10-21 Nordic Semiconductor Asa Clock domain crossing
CN114461009B (zh) * 2022-01-07 2024-04-26 山东云海国创云计算装备产业创新中心有限公司 一种应用于fpga单比特信号自动识别时钟域转换的方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1532663A (zh) * 2003-03-26 2004-09-29 惠普开发有限公司 用于从第一时钟域向第二时钟域传送数据的系统和方法
US20040249981A1 (en) * 2001-06-12 2004-12-09 Francesco Labate Method and circuit for transmitting data from a system which is operated by means of a first clock to a system which is operated by means of a second clock pulse
CN101199156A (zh) * 2005-06-13 2008-06-11 皇家飞利浦电子股份有限公司 利用时钟域进行数据传输的方法和接收机
US20090225915A1 (en) * 2008-03-06 2009-09-10 Mahmudul Hassan Skew tolerant communication between ratioed synchronous clocks

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5150313A (en) 1990-04-12 1992-09-22 Regents Of The University Of California Parallel pulse processing and data acquisition for high speed, low error flow cytometry
US6112307A (en) * 1993-12-30 2000-08-29 Intel Corporation Method and apparatus for translating signals between clock domains of different frequencies
US6260152B1 (en) 1998-07-30 2001-07-10 Siemens Information And Communication Networks, Inc. Method and apparatus for synchronizing data transfers in a logic circuit having plural clock domains
US6359479B1 (en) * 1998-08-04 2002-03-19 Juniper Networks, Inc. Synchronizing data transfers between two distinct clock domains
US6928574B1 (en) * 2001-08-23 2005-08-09 Hewlett-Packard Development Company, L.P. System and method for transferring data from a lower frequency clock domain to a higher frequency clock domain
US7085952B2 (en) * 2001-09-14 2006-08-01 Medtronic, Inc. Method and apparatus for writing data between fast and slow clock domains
JP4122204B2 (ja) * 2002-09-27 2008-07-23 松下電器産業株式会社 同期回路
KR101086426B1 (ko) 2007-01-23 2011-11-23 삼성전자주식회사 I2c 컨트롤러에서 직렬 데이터 라인의 상태 변화의타이밍 제어 장치 및 그 제어 방법
US7809972B2 (en) * 2007-03-30 2010-10-05 Arm Limited Data processing apparatus and method for translating a signal between a first clock domain and a second clock domain
US8024597B2 (en) * 2008-02-21 2011-09-20 International Business Machines Corporation Signal phase verification for systems incorporating two synchronous clock domains
US8089378B1 (en) * 2009-02-18 2012-01-03 Marvell Israel (M.I.S.L) Ltd. Synchronous multi-clock protocol converter
JP5483172B2 (ja) * 2009-10-19 2014-05-07 横河電機株式会社 データ転送装置およびデータ転送方法

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040249981A1 (en) * 2001-06-12 2004-12-09 Francesco Labate Method and circuit for transmitting data from a system which is operated by means of a first clock to a system which is operated by means of a second clock pulse
CN1532663A (zh) * 2003-03-26 2004-09-29 惠普开发有限公司 用于从第一时钟域向第二时钟域传送数据的系统和方法
CN101199156A (zh) * 2005-06-13 2008-06-11 皇家飞利浦电子股份有限公司 利用时钟域进行数据传输的方法和接收机
US20090225915A1 (en) * 2008-03-06 2009-09-10 Mahmudul Hassan Skew tolerant communication between ratioed synchronous clocks

Also Published As

Publication number Publication date
EP2847664B1 (en) 2018-04-18
US20150139373A1 (en) 2015-05-21
GB201211425D0 (en) 2012-08-08
EP2847664A1 (en) 2015-03-18
US9515812B2 (en) 2016-12-06
JP6192065B2 (ja) 2017-09-06
TW201401763A (zh) 2014-01-01
GB2503473A (en) 2014-01-01
CN104412222A (zh) 2015-03-11
KR20150037900A (ko) 2015-04-08
JP2015522188A (ja) 2015-08-03
TWI604689B (zh) 2017-11-01
WO2014001765A1 (en) 2014-01-03

Similar Documents

Publication Publication Date Title
CN104412222B (zh) 用于时钟域之间数据传输的设备
CN101834715B (zh) 一种数据处理方法及数据处理系统以及数据处理装置
US10915485B2 (en) Circuit for asynchronous data transfer
CN107533533B (zh) 集成电路之间的通信
US8630382B2 (en) Asynchronous data recovery methods and apparatus
US10114407B2 (en) Data transfer between clock domains
JP6272847B2 (ja) クロック・ドメイン間のデータ転送
US6952791B2 (en) Method and circuit for initializing a de-skewing buffer in a clock forwarded system
CN218514364U (zh) 用于异步数据传输的电路
US20110173481A1 (en) Frequency adapter utilized in high-speed internal buses
CN115622538A (zh) 用于异步数据传输的电路
JP3604637B2 (ja) 非同期転送装置および非同期転送方法
CN103107877A (zh) 数据传输系统、数据传输方法、接收电路以及接收方法
JPWO2009081472A1 (ja) クロック乗せ換え装置及びクロック乗せ換え方法
US6470459B1 (en) Half-word synchronization method for internal clock
JP3388656B2 (ja) シフトレジスタ

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20180605