TWI604689B - 時脈域間之資料轉移 - Google Patents

時脈域間之資料轉移 Download PDF

Info

Publication number
TWI604689B
TWI604689B TW102121535A TW102121535A TWI604689B TW I604689 B TWI604689 B TW I604689B TW 102121535 A TW102121535 A TW 102121535A TW 102121535 A TW102121535 A TW 102121535A TW I604689 B TWI604689 B TW I604689B
Authority
TW
Taiwan
Prior art keywords
clock
frequency
configuration
data signal
domain
Prior art date
Application number
TW102121535A
Other languages
English (en)
Chinese (zh)
Other versions
TW201401763A (zh
Inventor
馬庫斯 柏卡 札爾托
法蘭克 貝恩特森
Original Assignee
北歐半導體公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 北歐半導體公司 filed Critical 北歐半導體公司
Publication of TW201401763A publication Critical patent/TW201401763A/zh
Application granted granted Critical
Publication of TWI604689B publication Critical patent/TWI604689B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/26—Systems using multi-frequency codes
    • H04L27/2601—Multicarrier modulation systems
    • H04L27/2647—Arrangements specific to the receiver only
    • H04L27/2655—Synchronisation arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7073—Synchronisation aspects
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/713—Spread spectrum techniques using frequency hopping
    • H04B1/7156—Arrangements for sequence synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Information Transfer Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Manipulation Of Pulses (AREA)
TW102121535A 2012-06-27 2013-06-18 時脈域間之資料轉移 TWI604689B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB1211425.2A GB2503473A (en) 2012-06-27 2012-06-27 Data transfer from lower frequency clock domain to higher frequency clock domain

Publications (2)

Publication Number Publication Date
TW201401763A TW201401763A (zh) 2014-01-01
TWI604689B true TWI604689B (zh) 2017-11-01

Family

ID=46704315

Family Applications (1)

Application Number Title Priority Date Filing Date
TW102121535A TWI604689B (zh) 2012-06-27 2013-06-18 時脈域間之資料轉移

Country Status (8)

Country Link
US (1) US9515812B2 (enExample)
EP (1) EP2847664B1 (enExample)
JP (1) JP6192065B2 (enExample)
KR (1) KR20150037900A (enExample)
CN (1) CN104412222B (enExample)
GB (1) GB2503473A (enExample)
TW (1) TWI604689B (enExample)
WO (1) WO2014001765A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI740564B (zh) * 2020-07-03 2021-09-21 鴻海精密工業股份有限公司 跨時鐘域信號傳輸方法、電路以及電子裝置

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2528481B (en) 2014-07-23 2016-08-17 Ibm Updating of shadow registers in N:1 clock domain
GB201907717D0 (en) * 2019-05-31 2019-07-17 Nordic Semiconductor Asa Apparatus and methods for dc-offset estimation
GB202014083D0 (en) * 2020-09-08 2020-10-21 Nordic Semiconductor Asa Clock domain crossing
CN114461009B (zh) * 2022-01-07 2024-04-26 山东云海国创云计算装备产业创新中心有限公司 一种应用于fpga单比特信号自动识别时钟域转换的方法

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5150313A (en) 1990-04-12 1992-09-22 Regents Of The University Of California Parallel pulse processing and data acquisition for high speed, low error flow cytometry
US6112307A (en) * 1993-12-30 2000-08-29 Intel Corporation Method and apparatus for translating signals between clock domains of different frequencies
US6260152B1 (en) 1998-07-30 2001-07-10 Siemens Information And Communication Networks, Inc. Method and apparatus for synchronizing data transfers in a logic circuit having plural clock domains
US6359479B1 (en) * 1998-08-04 2002-03-19 Juniper Networks, Inc. Synchronizing data transfers between two distinct clock domains
DE10128396B4 (de) * 2001-06-12 2005-02-24 Infineon Technologies Ag Verfahren und Schaltungsanordnung zum Übertragen von Daten von ein mit einem ersten Takt betriebenes System an ein mit einem zweiten Takt betriebenes System
US6928574B1 (en) * 2001-08-23 2005-08-09 Hewlett-Packard Development Company, L.P. System and method for transferring data from a lower frequency clock domain to a higher frequency clock domain
US7085952B2 (en) * 2001-09-14 2006-08-01 Medtronic, Inc. Method and apparatus for writing data between fast and slow clock domains
JP4122204B2 (ja) * 2002-09-27 2008-07-23 松下電器産業株式会社 同期回路
US20040193931A1 (en) * 2003-03-26 2004-09-30 Akkerman Ryan L. System and method for transferring data from a first clock domain to a second clock domain
CN101199156A (zh) * 2005-06-13 2008-06-11 皇家飞利浦电子股份有限公司 利用时钟域进行数据传输的方法和接收机
KR101086426B1 (ko) 2007-01-23 2011-11-23 삼성전자주식회사 Ｉ２ｃ 컨트롤러에서 직렬 데이터 라인의 상태 변화의타이밍 제어 장치 및 그 제어 방법
US7809972B2 (en) * 2007-03-30 2010-10-05 Arm Limited Data processing apparatus and method for translating a signal between a first clock domain and a second clock domain
US8024597B2 (en) * 2008-02-21 2011-09-20 International Business Machines Corporation Signal phase verification for systems incorporating two synchronous clock domains
US7733130B2 (en) * 2008-03-06 2010-06-08 Oracle America, Inc. Skew tolerant communication between ratioed synchronous clocks
US8089378B1 (en) * 2009-02-18 2012-01-03 Marvell Israel (M.I.S.L) Ltd. Synchronous multi-clock protocol converter
JP5483172B2 (ja) * 2009-10-19 2014-05-07 横河電機株式会社 データ転送装置およびデータ転送方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI740564B (zh) * 2020-07-03 2021-09-21 鴻海精密工業股份有限公司 跨時鐘域信號傳輸方法、電路以及電子裝置

Also Published As

Publication number Publication date
CN104412222B (zh) 2018-06-05
EP2847664B1 (en) 2018-04-18
US20150139373A1 (en) 2015-05-21
GB201211425D0 (en) 2012-08-08
EP2847664A1 (en) 2015-03-18
US9515812B2 (en) 2016-12-06
JP6192065B2 (ja) 2017-09-06
TW201401763A (zh) 2014-01-01
GB2503473A (en) 2014-01-01
CN104412222A (zh) 2015-03-11
KR20150037900A (ko) 2015-04-08
JP2015522188A (ja) 2015-08-03
WO2014001765A1 (en) 2014-01-03

Similar Documents

Publication Publication Date Title
TWI604689B (zh) 時脈域間之資料轉移
TW200816197A (en) Latency counter
CN104597790B (zh) 一种串口控制器及基于其的微控制器系统的唤醒方法
CN104283531A (zh) 时钟抖动和电源噪声分析
US11372461B2 (en) Circuitry for transferring data across reset domains
TWI585570B (zh) 時脈域間之資料轉移
TWI585569B (zh) 時脈域間之資料轉移
WO2023274928A1 (en) Sampling signals
JP3604637B2 (ja) 非同期転送装置および非同期転送方法
CN115622538A (zh) 用于异步数据传输的电路
US20250315317A1 (en) Asynchronous hardware control circuitry
JPH10303874A (ja) 異クロック間同期エッジ検出方式
US6470459B1 (en) Half-word synchronization method for internal clock
KR100418572B1 (ko) 비동기 카운터 회로
JP2000347950A (ja) シリアルインターフェイス
JPH04169957A (ja) マイクロプロセッサ
JP2010103824A (ja) インタフェース回路およびクロック／データ供給方法

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees