CN103684436B - 锁相环电路和使用锁相环来生成时钟信号的方法 - Google Patents
锁相环电路和使用锁相环来生成时钟信号的方法 Download PDFInfo
- Publication number
- CN103684436B CN103684436B CN201310283513.3A CN201310283513A CN103684436B CN 103684436 B CN103684436 B CN 103684436B CN 201310283513 A CN201310283513 A CN 201310283513A CN 103684436 B CN103684436 B CN 103684436B
- Authority
- CN
- China
- Prior art keywords
- signal
- clock signal
- control
- frequency
- digital
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 21
- 230000010354 integration Effects 0.000 claims description 65
- 238000004088 simulation Methods 0.000 claims description 42
- 230000004044 response Effects 0.000 claims description 16
- 239000003990 capacitor Substances 0.000 claims description 13
- 241000208340 Araliaceae Species 0.000 claims description 2
- 235000005035 Panax pseudoginseng ssp. pseudoginseng Nutrition 0.000 claims description 2
- 235000003140 Panax quinquefolius Nutrition 0.000 claims description 2
- 235000008434 ginseng Nutrition 0.000 claims description 2
- 206010044565 Tremor Diseases 0.000 claims 3
- 230000009849 deactivation Effects 0.000 claims 1
- 238000007688 edging Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 10
- 238000005516 engineering process Methods 0.000 description 10
- 230000005611 electricity Effects 0.000 description 6
- 101100328957 Caenorhabditis elegans clk-1 gene Proteins 0.000 description 5
- 230000005540 biological transmission Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 230000009977 dual effect Effects 0.000 description 4
- 230000004913 activation Effects 0.000 description 3
- 230000008901 benefit Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000001228 spectrum Methods 0.000 description 3
- 238000003860 storage Methods 0.000 description 3
- 101100113692 Caenorhabditis elegans clk-2 gene Proteins 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 239000013641 positive control Substances 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000005484 gravity Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000013139 quantization Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
- H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
- H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/087—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using at least two phase detectors or a frequency and phase detector in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
Claims (27)
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/608,277 | 2012-09-10 | ||
US13/608,277 US8704566B2 (en) | 2012-09-10 | 2012-09-10 | Hybrid phase-locked loop architectures |
US13/611,008 | 2012-09-12 | ||
US13/611,008 US8704567B2 (en) | 2012-09-10 | 2012-09-12 | Hybrid phase-locked loop architectures |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103684436A CN103684436A (zh) | 2014-03-26 |
CN103684436B true CN103684436B (zh) | 2017-04-12 |
Family
ID=50232660
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310283513.3A Expired - Fee Related CN103684436B (zh) | 2012-09-10 | 2013-07-08 | 锁相环电路和使用锁相环来生成时钟信号的方法 |
Country Status (2)
Country | Link |
---|---|
US (2) | US8704566B2 (zh) |
CN (1) | CN103684436B (zh) |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20140090455A (ko) * | 2013-01-09 | 2014-07-17 | 삼성전자주식회사 | 위상 고정 루프 회로 |
US9225348B2 (en) * | 2014-01-10 | 2015-12-29 | International Business Machines Corporation | Prediction based digital control for fractional-N PLLs |
US20150263848A1 (en) * | 2014-03-13 | 2015-09-17 | Lsi Corporation | Cdr relock with corrective integral register seeding |
US9344271B1 (en) * | 2014-03-25 | 2016-05-17 | Microsemi Storage Solutions (U.S.), Inc. | Digital correction of spurious tones caused by a phase detector of a hybrid analog-digital delta-sigma modulator based fractional-N phase locked loop |
KR102210324B1 (ko) | 2014-12-03 | 2021-02-01 | 삼성전자주식회사 | 디지털 위상 고정 루프 및 그 동작방법 |
US9485085B2 (en) * | 2015-03-10 | 2016-11-01 | Qualcomm Incorporated | Phase locked loop (PLL) architecture |
CN106160736A (zh) * | 2015-03-25 | 2016-11-23 | 扬智科技股份有限公司 | 锁相回路电路及其信号频率调整方法 |
US9742414B2 (en) | 2015-05-05 | 2017-08-22 | Aura Semiconductor Pvt. Ltd | Reducing errors due to non-linearities caused by a phase frequency detector of a phase locked loop |
US9438254B1 (en) * | 2015-05-21 | 2016-09-06 | Stmicroelectronics International N.V. | Charge pump circuit for a phase locked loop |
CN105576965B (zh) * | 2015-12-11 | 2017-11-28 | 中国航空工业集团公司西安航空计算技术研究所 | 一种双环路电荷泵设计 |
US9900144B2 (en) * | 2016-04-08 | 2018-02-20 | Analog Bits Inc. | Method and circuits for phase-locked loops |
CN106301357B (zh) * | 2016-07-25 | 2020-01-07 | 南方科技大学 | 一种全数字锁相环 |
US10355702B2 (en) | 2017-07-18 | 2019-07-16 | Qualcomm Incorporated | Hybrid phase-locked loop |
US10243570B1 (en) * | 2017-07-28 | 2019-03-26 | Inphi Corporation | Charge pump circuits for clock and data recovery |
DE102017130390A1 (de) * | 2017-12-18 | 2019-06-19 | Infineon Technologies Ag | Testen von Eigenschaften eines spannungsgesteuerten Oszillators |
US10236899B1 (en) * | 2018-02-22 | 2019-03-19 | Allegro Microsystems, Llc | Tunable fractional phase locked loop |
CN108390562A (zh) * | 2018-03-16 | 2018-08-10 | 西安电子科技大学 | 一种用于dc/dc的开关频率校正电路 |
US10291389B1 (en) * | 2018-03-16 | 2019-05-14 | Stmicroelectronics International N.V. | Two-point modulator with matching gain calibration |
JP7104402B2 (ja) * | 2018-05-25 | 2022-07-21 | ザインエレクトロニクス株式会社 | Pll回路 |
CN111837339B (zh) * | 2018-08-28 | 2022-06-28 | 华为技术有限公司 | 锁相环电路以及应用锁相环电路的设备 |
CN113383242B (zh) * | 2019-01-30 | 2024-08-20 | 西门子工业软件有限公司 | 基于慢时钟信号的多重捕获全速扫描测试电路 |
US10541691B1 (en) * | 2019-02-25 | 2020-01-21 | International Business Machines Corporation | Bang-bang phase detectors |
CN111697966B (zh) * | 2019-03-13 | 2023-08-04 | 瑞昱半导体股份有限公司 | 时钟产生电路以及产生时钟信号的方法 |
TWI733415B (zh) * | 2020-04-16 | 2021-07-11 | 瑞昱半導體股份有限公司 | 鎖相迴路裝置與時脈產生方法 |
CN111800127A (zh) * | 2020-08-11 | 2020-10-20 | 南京矽典微系统有限公司 | 锁相环电路 |
WO2022232982A1 (en) * | 2021-05-06 | 2022-11-10 | Micron Technology, Inc. | Systems having a phase frequency detector |
CN114978206B (zh) * | 2022-05-17 | 2023-07-25 | 清华大学 | 准平衡频移键控调制方法及准平衡调频发射机 |
CN115378567B (zh) * | 2022-08-19 | 2023-07-18 | 深圳市紫光同创电子有限公司 | 时钟同步电路、时钟同步方法及电子设备 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101553737A (zh) * | 2005-07-12 | 2009-10-07 | 联合设备技术公司 | 用于参数调节、测试和配置的方法和装置 |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5978425A (en) | 1997-05-23 | 1999-11-02 | Hitachi Micro Systems, Inc. | Hybrid phase-locked loop employing analog and digital loop filters |
JP2001053601A (ja) * | 1999-08-11 | 2001-02-23 | Oki Micro Design Co Ltd | 位相同期発振回路 |
GB2383697A (en) * | 2001-12-27 | 2003-07-02 | Zarlink Semiconductor Inc | Method of speeding lock of PLL |
US6690240B2 (en) | 2002-01-10 | 2004-02-10 | Cirrus Logic, Inc. | Low-jitter loop filter for a phase-locked loop system |
US7349514B2 (en) | 2003-04-01 | 2008-03-25 | Seiko Epson Corporation | Frequency/phase locked loop clock synthesizer using an all digital frequency detector and an analog phase detector |
US7002418B2 (en) * | 2004-05-07 | 2006-02-21 | Lattice Semiconductor Corporation | Control signal generation for a low jitter switched-capacitor frequency synthesizer |
US7177611B2 (en) | 2004-07-07 | 2007-02-13 | Texas Instruments Incorporated | Hybrid control of phase locked loops |
KR100630336B1 (ko) * | 2004-07-22 | 2006-09-29 | 삼성전자주식회사 | 패스트 록킹이 가능한 차지 펌프를 이용한 위상 고정 루프및 그 동작 방법 |
JP3981112B2 (ja) | 2004-10-28 | 2007-09-26 | 株式会社東芝 | 携帯端末 |
TWI266484B (en) * | 2004-12-07 | 2006-11-11 | Via Tech Inc | A fast-switch charge pump and loop filter for high-speed dual-power phase lock loop |
US7580497B2 (en) | 2005-06-29 | 2009-08-25 | Altera Corporation | Clock data recovery loop with separate proportional path |
US7345550B2 (en) * | 2005-12-05 | 2008-03-18 | Sirific Wireless Corporation | Type II phase locked loop using dual path and dual varactors to reduce loop filter components |
US7443251B2 (en) | 2005-12-15 | 2008-10-28 | International Business Machines Corporation | Digital phase and frequency detector |
US8170169B2 (en) * | 2006-12-01 | 2012-05-01 | Snowbush Inc. | Serializer deserializer circuits |
US7548123B2 (en) * | 2007-07-13 | 2009-06-16 | Silicon Laboratories Inc. | Dividerless PLL architecture |
US7602255B1 (en) * | 2007-09-25 | 2009-10-13 | Altera Corporation | Loop circuits that reduce bandwidth variations |
US7777577B2 (en) * | 2007-09-28 | 2010-08-17 | Texas Instruments Incorporated | Dual path phase locked loop (PLL) with digitally programmable damping |
TWI376100B (en) * | 2008-01-07 | 2012-11-01 | Mediatek Inc | Mixed-mode phase locked loops and linear phase correction units |
US7893788B2 (en) | 2008-02-19 | 2011-02-22 | Mediatek Inc. | Charge pump-based frequency modulator |
US8269569B2 (en) * | 2008-02-21 | 2012-09-18 | Advantest Corporation | Test apparatus for digital modulated signal |
GB0804339D0 (en) * | 2008-03-07 | 2008-04-16 | Cambridge Silicon Radio Ltd | Phase-locked loop |
US7786771B2 (en) * | 2008-05-27 | 2010-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Phase lock loop (PLL) with gain control |
US20110134964A1 (en) * | 2008-08-21 | 2011-06-09 | Nxp B.V. | Frequency synthesizer and configuration for an enhanced frequency-hopping rate |
US8138840B2 (en) | 2009-01-23 | 2012-03-20 | International Business Machines Corporation | Optimal dithering of a digitally controlled oscillator with clock dithering for gain and bandwidth control |
US8031008B2 (en) * | 2009-04-21 | 2011-10-04 | Mediatek Inc. | PLL with loop bandwidth calibration circuit |
US8339165B2 (en) | 2009-12-07 | 2012-12-25 | Qualcomm Incorporated | Configurable digital-analog phase locked loop |
US8446191B2 (en) * | 2009-12-07 | 2013-05-21 | Qualcomm Incorporated | Phase locked loop with digital compensation for analog integration |
US8432197B2 (en) * | 2010-08-30 | 2013-04-30 | Maxim Integrated Products, Inc. | Nonlinear and concurrent digital control for a highly digital phase-locked loop |
US8558592B2 (en) * | 2011-02-03 | 2013-10-15 | Texas Instruments Incorporated | Charge pump and active filter for a feedback circuit |
JP2012205046A (ja) * | 2011-03-25 | 2012-10-22 | Renesas Electronics Corp | 半導体集積回路およびその動作方法 |
CN102291129B (zh) * | 2011-06-01 | 2013-01-16 | 浙江大学 | 一种用于抑制vco电压纹波的锁相环电路 |
US8461885B2 (en) * | 2011-06-08 | 2013-06-11 | Analog Devices, Inc. | Hybrid digital-analog phase locked loops |
US8432203B2 (en) * | 2011-07-28 | 2013-04-30 | Intel Corporation | System including circuitry for controlling a characteristic of a periodic signal and method for adjusting a signal |
US8493113B2 (en) * | 2011-09-12 | 2013-07-23 | International Business Machines Corporation | PLL bandwidth correction with offset compensation |
US8878614B2 (en) * | 2012-02-28 | 2014-11-04 | Megachips Corporation | Phase-locked loop |
-
2012
- 2012-09-10 US US13/608,277 patent/US8704566B2/en active Active
- 2012-09-12 US US13/611,008 patent/US8704567B2/en active Active
-
2013
- 2013-07-08 CN CN201310283513.3A patent/CN103684436B/zh not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101553737A (zh) * | 2005-07-12 | 2009-10-07 | 联合设备技术公司 | 用于参数调节、测试和配置的方法和装置 |
Also Published As
Publication number | Publication date |
---|---|
US8704567B2 (en) | 2014-04-22 |
CN103684436A (zh) | 2014-03-26 |
US8704566B2 (en) | 2014-04-22 |
US20140070856A1 (en) | 2014-03-13 |
US20140070855A1 (en) | 2014-03-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103684436B (zh) | 锁相环电路和使用锁相环来生成时钟信号的方法 | |
US10389371B1 (en) | Phase locked loop with switched-component loop filter | |
US10374616B2 (en) | Phase frequency detector | |
US9602111B1 (en) | Delay locked loop (DLL) locked to a programmable phase | |
EP2972598B1 (en) | Mixed signal tdc with embedded t2v adc | |
US11461504B2 (en) | Apparatus for autonomous security and functional safety of clock and voltages including adjustment of a divider ratio | |
US20110194659A1 (en) | Apparatus and method for clock and data recovery | |
CN110720177A (zh) | 用于改善锁定时间的装置和方法 | |
US6496046B2 (en) | Method for increasing the control bandwidth of a frequency control circuit | |
CN104052470B (zh) | 电荷泵锁相环、电容倍增方法及数控回路滤波器 | |
US20150200588A1 (en) | Low-power, self-biasing-capable charge pump with current matching capabilities | |
US20110012684A1 (en) | Local oscillator | |
US9432028B2 (en) | Clock data recovery circuit and a method of operating the same | |
CN105959001A (zh) | 变频域全数字锁相环及锁相控制方法 | |
US7132896B2 (en) | Circuit for minimizing filter capacitance leakage induced jitter in phase locked loops (PPLs) | |
Bae et al. | A low-power dual-PFD phase-rotating PLL with a PFD controller for 5Gb/s serial links | |
US9559709B1 (en) | Digitally controlled oscillator (DCO) for a phase locked loop (PLL) system | |
KR20080014440A (ko) | 위상고정 주파수 합성회로 및 방법 | |
US9722832B1 (en) | Frequency control circuit, frequency control method and phase locked loop circuit | |
CN108418581B (zh) | 一种用于生成时钟信号的电路 | |
JP2016116126A (ja) | クロックデータリカバリ回路、タイミングコントローラ、電子機器、クロックデータリカバリ方法 | |
Ren | Design of a clock and data recovery circuit in 65 nm technology | |
US7242254B2 (en) | Adjustable lock-in circuit for phase-locked loops | |
Khaliq | Analysis and Design of a Time-to-Digital Converter-Based Digital Phase Locked Loop | |
El-Laithy et al. | Speeding-up Phase-Locked Loops based on Adaptive Loop Bandwidth |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20171030 Address after: Grand Cayman, Cayman Islands Patentee after: GLOBALFOUNDRIES INC. Address before: American New York Patentee before: Core USA second LLC Effective date of registration: 20171030 Address after: American New York Patentee after: Core USA second LLC Address before: American New York Patentee before: International Business Machines Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20170412 Termination date: 20190708 |