CN103560105A - 边缘光滑的半导体衬底的制备方法 - Google Patents
边缘光滑的半导体衬底的制备方法 Download PDFInfo
- Publication number
- CN103560105A CN103560105A CN201310590117.5A CN201310590117A CN103560105A CN 103560105 A CN103560105 A CN 103560105A CN 201310590117 A CN201310590117 A CN 201310590117A CN 103560105 A CN103560105 A CN 103560105A
- Authority
- CN
- China
- Prior art keywords
- substrate
- insulating barrier
- semiconductor substrate
- preparation
- polishing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000758 substrate Substances 0.000 title claims abstract description 129
- 238000000034 method Methods 0.000 title claims abstract description 28
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 238000004519 manufacturing process Methods 0.000 title abstract description 5
- 238000005498 polishing Methods 0.000 claims abstract description 37
- 230000004888 barrier function Effects 0.000 claims description 26
- 238000002360 preparation method Methods 0.000 claims description 13
- 238000000137 annealing Methods 0.000 claims description 5
- 230000007797 corrosion Effects 0.000 claims description 5
- 238000005260 corrosion Methods 0.000 claims description 5
- 239000000463 material Substances 0.000 abstract description 9
- 230000008901 benefit Effects 0.000 abstract description 3
- 239000012634 fragment Substances 0.000 abstract description 3
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 16
- 238000000227 grinding Methods 0.000 description 10
- 239000000377 silicon dioxide Substances 0.000 description 8
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- 230000005540 biological transmission Effects 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 238000001657 homoepitaxy Methods 0.000 description 2
- 239000012535 impurity Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000001534 heteroepitaxy Methods 0.000 description 1
- 230000002209 hydrophobic effect Effects 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000011946 reduction process Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02021—Edge treatment, chamfering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
- H01L21/76256—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques using silicon etch back techniques, e.g. BESOI, ELTRAN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02002—Preparing wafers
- H01L21/02005—Preparing bulk and homogeneous wafers
- H01L21/02008—Multistep processes
- H01L21/0201—Specific process step
- H01L21/02013—Grinding, lapping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30625—With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P80/00—Climate change mitigation technologies for sector-wide applications
- Y02P80/30—Reducing waste in manufacturing processes; Calculations of released waste quantities
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
本发明提供了一种边缘光滑的半导体衬底的制备方法,包括如下步骤:提供一第一衬底及第二衬底;在第一衬底和/或第二衬底的表面形成绝缘层;以绝缘层为中间层,将第一衬底与第二衬底键合在一起;对键合后的第一衬底及绝缘层实施倒角处理;对倒角处理后的第一衬底及绝缘层实施边缘抛光。本发明的优点在于,对实施倒角步骤后的第一衬底及绝缘层进行边缘抛光处理,显著降低倒角步骤带来的绝缘层材料碎屑在边缘区域的残留,提高产品良率。
Description
技术领域
本发明涉及绝缘体上硅衬底的制备方法,尤其涉及一种边缘光滑的半导体衬底的制备方法。
背景技术
现有的键合SOI晶片的做法是:将两片氧化后的硅片分别作为支撑衬底和器件衬底键合在一起,随后在高于1000℃的温度下加固2小时以上,然后对键合后的衬底采用研磨等方式制造倒角,最后采用研磨、抛光等方式将器件衬底减薄到SOI器件所需要的厚度,即得到最终的键合SOI晶片。在制造倒角时,所述氧化层,例如,二氧化硅层,也被研磨制造出倒角,则研磨时产生的氧化层材料碎屑容易残留在衬底边缘,残留的氧化层材料碎屑无法通过正常清洗工艺去除。附图1所示是现有技术中键合SOI晶片的透射电镜图,氧化层材料为二氧化硅,从附图1中虚线区域可以看出,在边缘区域残留有二氧化硅。残留的二氧化硅可能会导致用户在加工生产过程中发生颗粒增加、晶圆碎片的情况,造成产品良率下降。
发明内容
本发明所要解决的技术问题是,提供一种边缘光滑的半导体衬底的制备方法,该方法能够显著降低绝缘层材料碎屑在衬底边缘的残留。
为了解决上述问题,本发明提供了一种边缘光滑的半导体衬底的制备方法,包括如下步骤:提供一第一衬底及第二衬底,;在第一衬底和/或第二衬底的表面形成绝缘层;以绝缘层为中间层,将第一衬底与第二衬底键合在一起;对键合后的第一衬底及绝缘层实施倒角处理;对倒角处理后的第一衬底及绝缘层实施边缘抛光。
进一步,在第一衬底和/或第二衬底的表面形成绝缘层之前,包括一对第一衬底及第二衬底进行修正的步骤,以减小第一衬底及第二衬底厚度偏差。
进一步,键合步骤后,包括一对键合后衬底实施退火的步骤。
进一步,所述倒角处理采用的方法选自于机械研磨、腐蚀中的一种或多种。
进一步,倒角步骤后,包括一对第一衬底减薄的步骤,所述减薄方法选自于机械研磨、腐蚀、化学机械研磨中的一种或多种。
进一步,边缘抛光步骤后,包括一对第一衬底表面抛光的步骤。
进一步,所述第一衬底的表面进一步制作有器件层。
本发明的优点在于,对实施倒角步骤后的第一衬底及绝缘层进行边缘抛光处理,显著降低倒角步骤带来的绝缘层材料碎屑在衬底边缘区域的残留,提高产品良率。
附图说明
附图1所示是现有技术中键合SOI晶片的透射电镜图;
附图2所示是本发明具体实施方式所述方法的实施步骤示意图;
附图3A~附图3G所示是本发明具体实施方式所述方法的工艺流程图;
附图4所示是本发明具体实施方式所述边缘抛光装置的结构示意图;
附图5所示是根据本发明方法制备的键合SOI晶片的透射电镜图。
具体实施方式
下面结合附图对本发明提供的边缘光滑的半导体衬底的制备方法的具体实施方式做详细说明。
图2所示是本发明具体实施方式所述方法的实施步骤示意图,包括如下步骤:步骤S21,提供一第一衬底及第二衬底;步骤S22,在第一衬底和/或第二衬底的表面形成绝缘层;步骤S23,以绝缘层为中间层,将第一衬底与第二衬底键合在一起;步骤S24,对键合后的衬底实施退火;步骤S25,对键合后的第一衬底及绝缘层实施倒角处理;步骤S26,对第一衬底减薄;步骤S27,对倒角处理后的第一衬底及绝缘层实施边缘抛光;步骤S28,对第一衬底表面实施抛光。
附图3A所示,参考步骤S21,提供一第一衬底310及第二衬底320。在所述第一衬底310的表面还可以进一步制作有外延的器件层330。所述第一衬底310及第二衬底320可以是轻掺杂也可以是重掺杂Si衬底,可以是p型也可以是n型掺杂衬底,掺杂剂可以是B、P、As也可以是别的杂质元素。尤其是第二衬底320作为最终形成的半导体衬底的支撑衬底使用,其选择材料范围更为广泛,甚至于不限于是半导体衬底。
所述外延可以是同质外延也可以是异质外延,为了获得更高的晶体质量,优选为同质外延。例如在单晶硅的第一衬底表面外延单晶硅的器件层330。进一步,对于单晶硅材料的器件层330而言,如果需要在其表面形成热氧化的二氧化硅绝缘层,还要进一步考虑二氧化硅工艺对器件层330的减薄效应,此时,器件层330的厚度应当略大于绝缘层表面的顶层半导体层的目标厚度。
进一步,作为可选步骤,在第二衬底320和/或第一衬底310的表面形成绝缘层之前,包括一对第一衬底310及第二衬底320进行修正的步骤,以减小第一衬底310及第二衬底320厚度偏差。所述修正的方法选自于研磨或抛光中的一种或两者结合。
附图3B所示,参考步骤S22,在第一衬底310和/或第二衬底320表面形成绝缘层340。附图3B所示是在第二衬底320表面形成绝缘层340的情况,在其他的实施方式中,也可以是在第一衬底310的表面形成绝缘层340,或者在第二衬底320和第一衬底310的表面均形成绝缘层340。绝缘层340的材料优选为二氧化硅、氮化硅或者氮氧化硅,形成工艺可以采用化学气相淀积或者热氧化的方法。尤其对于单晶硅衬底,优选为采用热氧化的方法形成二氧化硅绝缘层。
附图3C所示,参考步骤S23,以绝缘层340为中间层,将第一衬底310与第二衬底320键合在一起。键合可以是普通的亲水键合也可以是疏水键合,也可以是等离子辅助亲水键合,优选为亲水键合和等离子辅助亲水键合。当所述第一衬底310表面具有器件层330时,以绝缘层340及器件层330为中间层,将将第一衬底310与第二衬底320键合在一起。
参考步骤S24,对键合后的衬底实施退火。该退火步骤的温度只需要对键合界面进行加固使其满足后续研磨等工艺的强度要求即可。
附图3D所示,参考步骤S25,对键合后的第一衬底310及绝缘层340实施倒角处理,形成倒角350。为了清楚解释本发明内容,附图中将倒角350夸大地表示出来。采用机械研磨或腐蚀的方式在第一衬底310及绝缘层340处形成倒角350。在形成倒角350时,研磨或腐蚀形成的碎屑有一部分会粘贴在磨削后的表面,附图中示意性地表示出碎屑351。碎屑351的存在可能会导致在加工芯片的过程中产品产生颗粒增加、晶圆碎片的情况。
附图3E所示,参考步骤S26,对第一衬底310减薄。对第一衬底310减薄的步骤可以采用先研磨再抛光的方法。所述研磨的方法为首先对第一衬底310进行粗磨,然后再对第一衬底310进行精磨。所述粗磨快速减薄第一衬底310,所述精磨减小研磨对第一衬底310造成的损伤。优选地,直接减薄第一衬底310至器件层330,则顶层半导体层完全由器件层330构成。如果在第一衬底310表面外延形成的器件层330的厚度大于目标厚度,此步骤还可以进一步减薄器件层330至目标厚度,其优点在于可以去除少数从第一衬底310扩散至器件层330中的杂质,并提高器件层330表面的平整度。在本发明其他实施方式中,在距离器件层330一定位置处停止减薄。后续通过其他减薄工艺减薄至器件层330。
附图3F所示,参考步骤S27,对倒角处理后的第一衬底310及绝缘层340实施边缘抛光。边缘抛光工艺全部或部分去除研磨或腐蚀形成的碎屑351。所述边缘抛光区域参见附图3E中的虚线区域,附图中仅示意性地表示出一侧的抛光区域,事实上,抛光区域应该是围绕键合后的衬底一周。所述边缘抛光使用的装置为边缘抛光装置。
附图4所示为本发明用于边缘抛光的边缘抛光装置结构示意图。参见图4所示,所述边缘抛光装置结构为:包括载台410、抛光头420、抛光垫430。所述载台410承载并固定待抛光样品440,所述抛光垫430与所述抛光头420连接,用以抛光待抛光样品440。当对待抛光样品440进行抛光时,所述载台410承载待抛光样品440低速旋转,所述抛光头420高速旋转并缓慢下降直到抛光垫430接触待抛光样品440。在本具体实施方式中,所述载台410采用真空吸附的方式固定所述待抛光样品440。在其他具体实施方式中,可以采用机械固定等方式固定所述待抛光样品,以防止在进行边缘抛光时待抛光样品440移动。
附图3G所示,参考步骤S28,对第一衬底310表面实施抛光,以使得第一衬底310表面平坦光滑。所述抛光可以是双面抛光也可以是单面抛光,也可以是双面+单面抛光,这里优选为为双面+单面抛光。
附图5所示是根据本发明方法制备的键合SOI晶片的透射电镜图。附图5中虚线区域与附图1中虚线区域相比,本发明方法制备的半导体衬底边缘光滑,减少了绝缘层材料碎屑在衬底边缘的残留,显著提高产品良率。
以上所述仅是本发明的优选实施方式,应当指出,对于本技术领域的普通技术人员,在不脱离本发明原理的前提下,还可以做出若干改进和润饰,这些改进和润饰也应视为本发明的保护范围。
Claims (7)
1.一种边缘光滑的半导体衬底的制备方法,其特征在于,包括如下步骤: 提供一第一衬底及第二衬底; 在第一衬底和/或第二衬底的表面形成绝缘层; 以绝缘层为中间层,将第一衬底与第二衬底键合在一起; 对键合后的第一衬底及绝缘层实施倒角处理; 对倒角处理后的第一衬底及绝缘层实施边缘抛光。
2.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,在第一衬底和/或第二衬底的表面形成绝缘层之前,包括一对第一衬底及第二衬底进行修正的步骤,以减小第一衬底及第二衬底厚度偏差。
3.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,键合步骤后,进一步包括一对键合后衬底实施退火的步骤。
4.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,所述倒角处理采用的方法选自于机械研磨、腐蚀中的一种或多种。
5.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,倒角步骤后,进一步包括一对第一衬底减薄的步骤,所述减薄方法选自于机械研磨、腐蚀、化学机械研磨中的一种或多种。
6.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,边缘抛光步骤后,进一步包括一对第一衬底表面抛光的步骤。
7.根据权利要求1所述的边缘光滑的半导体衬底的制备方法,其特征在于,所述第一衬底的表面进一步制作有器件层。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310590117.5A CN103560105A (zh) | 2013-11-22 | 2013-11-22 | 边缘光滑的半导体衬底的制备方法 |
PCT/CN2014/089981 WO2015074480A1 (zh) | 2013-11-22 | 2014-10-31 | 边缘光滑的半导体衬底的制备方法 |
US15/162,146 US20160379865A1 (en) | 2013-11-22 | 2016-05-23 | Method for preparing semiconductor substrate with smooth edges |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310590117.5A CN103560105A (zh) | 2013-11-22 | 2013-11-22 | 边缘光滑的半导体衬底的制备方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103560105A true CN103560105A (zh) | 2014-02-05 |
Family
ID=50014319
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310590117.5A Pending CN103560105A (zh) | 2013-11-22 | 2013-11-22 | 边缘光滑的半导体衬底的制备方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20160379865A1 (zh) |
CN (1) | CN103560105A (zh) |
WO (1) | WO2015074480A1 (zh) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104526493A (zh) * | 2014-11-18 | 2015-04-22 | 天津中环领先材料技术有限公司 | 一种单晶硅晶圆片边缘抛光工艺 |
WO2015074480A1 (zh) * | 2013-11-22 | 2015-05-28 | 上海新傲科技股份有限公司 | 边缘光滑的半导体衬底的制备方法 |
CN110534423A (zh) * | 2019-09-19 | 2019-12-03 | 武汉新芯集成电路制造有限公司 | 半导体器件及其制作方法 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0209173A1 (en) * | 1985-06-20 | 1987-01-21 | Koninklijke Philips Electronics N.V. | Method of manufacturing semiconductor devices comprising the mechanical connection of two bodies |
CN1901172A (zh) * | 2005-07-21 | 2007-01-24 | 硅电子股份公司 | 半导体晶片及制造半导体晶片的工艺 |
CN101599451A (zh) * | 2009-07-10 | 2009-12-09 | 上海新傲科技股份有限公司 | 对带有绝缘埋层的半导体衬底进行边缘倒角的方法 |
CN101764052A (zh) * | 2008-12-22 | 2010-06-30 | 硅绝缘体技术有限公司 | 键合两个衬底的方法 |
CN101930908A (zh) * | 2009-06-24 | 2010-12-29 | 硅电子股份公司 | 抛光半导体晶片边缘的方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69917819T2 (de) * | 1998-02-04 | 2005-06-23 | Canon K.K. | SOI Substrat |
JP4846915B2 (ja) * | 2000-03-29 | 2011-12-28 | 信越半導体株式会社 | 貼り合わせウェーハの製造方法 |
EP2213415A1 (en) * | 2009-01-29 | 2010-08-04 | S.O.I. TEC Silicon | Device for polishing the edge of a semiconductor substrate |
CN102768981B (zh) * | 2012-07-06 | 2015-08-26 | 上海新傲科技股份有限公司 | 带有绝缘埋层衬底的制备方法 |
CN103560105A (zh) * | 2013-11-22 | 2014-02-05 | 上海新傲科技股份有限公司 | 边缘光滑的半导体衬底的制备方法 |
-
2013
- 2013-11-22 CN CN201310590117.5A patent/CN103560105A/zh active Pending
-
2014
- 2014-10-31 WO PCT/CN2014/089981 patent/WO2015074480A1/zh active Application Filing
-
2016
- 2016-05-23 US US15/162,146 patent/US20160379865A1/en not_active Abandoned
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0209173A1 (en) * | 1985-06-20 | 1987-01-21 | Koninklijke Philips Electronics N.V. | Method of manufacturing semiconductor devices comprising the mechanical connection of two bodies |
CN1901172A (zh) * | 2005-07-21 | 2007-01-24 | 硅电子股份公司 | 半导体晶片及制造半导体晶片的工艺 |
CN101764052A (zh) * | 2008-12-22 | 2010-06-30 | 硅绝缘体技术有限公司 | 键合两个衬底的方法 |
CN101930908A (zh) * | 2009-06-24 | 2010-12-29 | 硅电子股份公司 | 抛光半导体晶片边缘的方法 |
CN101599451A (zh) * | 2009-07-10 | 2009-12-09 | 上海新傲科技股份有限公司 | 对带有绝缘埋层的半导体衬底进行边缘倒角的方法 |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015074480A1 (zh) * | 2013-11-22 | 2015-05-28 | 上海新傲科技股份有限公司 | 边缘光滑的半导体衬底的制备方法 |
CN104526493A (zh) * | 2014-11-18 | 2015-04-22 | 天津中环领先材料技术有限公司 | 一种单晶硅晶圆片边缘抛光工艺 |
CN110534423A (zh) * | 2019-09-19 | 2019-12-03 | 武汉新芯集成电路制造有限公司 | 半导体器件及其制作方法 |
CN110534423B (zh) * | 2019-09-19 | 2021-10-26 | 武汉新芯集成电路制造有限公司 | 半导体器件及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2015074480A1 (zh) | 2015-05-28 |
US20160379865A1 (en) | 2016-12-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103400797B (zh) | 带有空腔的半导体衬底的制备方法 | |
US7790565B2 (en) | Semiconductor on glass insulator made using improved thinning process | |
US8557679B2 (en) | Oxygen plasma conversion process for preparing a surface for bonding | |
US20090061593A1 (en) | Semiconductor Wafer Re-Use in an Exfoliation Process Using Heat Treatment | |
US10811306B2 (en) | Preparation method of multilayer monocrystalline silicon film | |
CN103258778B (zh) | 带有空腔的衬底的制备方法 | |
WO2009017622A1 (en) | Ultra thin single crystalline semiconductor tft and process for making same | |
CN101101891A (zh) | 绝缘体上硅及其制备工艺 | |
JP2017538288A (ja) | 高抵抗率半導体・オン・インシュレータウエハおよび製造方法 | |
CN106611739A (zh) | 衬底及其制造方法 | |
CN102130037B (zh) | 采用吸杂工艺制备带有绝缘埋层的半导体衬底的方法 | |
CN103560105A (zh) | 边缘光滑的半导体衬底的制备方法 | |
EP3459106A1 (en) | Method for fabricating a strained semiconductor-on-insulator substrate | |
CN102299093A (zh) | 制备带有绝缘埋层的半导体衬底的方法以及半导体衬底 | |
US20170018454A1 (en) | Method for preparing low-warpage semiconductor substrate | |
US10559471B2 (en) | Method of manufacturing bonded wafer | |
US20160372424A1 (en) | Low-warpage semiconductor substrate and method for preparing same | |
TWI775825B (zh) | 特別是用於前側型成像器之絕緣體上半導體型結構,及製造此結構之方法 | |
CN112018025A (zh) | Ⅲ-ⅴ族化合物半导体异质键合结构的制备方法 | |
CN102130039B (zh) | 采用吸杂工艺制备带有绝缘埋层的半导体衬底的方法 | |
JPH11330437A (ja) | Soi基板とその製造方法 | |
CN102820251A (zh) | 一种基于键合工艺的高k介质埋层的soi材料制备方法 | |
CN106449433A (zh) | 一种降低开关二极管结电容的键合结构及其制造方法 | |
CN115939023A (zh) | 制备带有绝缘埋层衬底的方法 | |
JP2006253595A (ja) | 貼り合わせウエーハの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140205 |