CN103383929B - 高可靠性整流器件 - Google Patents
高可靠性整流器件 Download PDFInfo
- Publication number
- CN103383929B CN103383929B CN201310293355.XA CN201310293355A CN103383929B CN 103383929 B CN103383929 B CN 103383929B CN 201310293355 A CN201310293355 A CN 201310293355A CN 103383929 B CN103383929 B CN 103383929B
- Authority
- CN
- China
- Prior art keywords
- solder side
- solder
- mesozone
- bending part
- lead
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49517—Additional leads
- H01L23/49524—Additional leads the additional leads being a tape carrier or flat leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/3701—Shape
- H01L2224/37011—Shape comprising apertures or cavities
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/3701—Shape
- H01L2224/37012—Cross-sectional shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/404—Connecting portions
- H01L2224/40475—Connecting portions connected to auxiliary connecting means on the bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Abstract
本发明一种高可靠性整流器件,其第一引线条一端的支撑区连接到整流芯片下表面,该整流芯片下表面通过焊锡膏与该第一引线条的支撑区电连接;位于第二引线条一端的焊接区与连接片的第一焊接面连接;连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,所述连接片的第二焊接面相对的两侧端面均具有条状缺口,一第二通孔位于第二折弯处、第二焊接面、中间区上,此第二通孔横跨第二折弯处并延伸到第二焊接面、中间区边缘区域。本发明高可靠性整流器件可以自适应吸收多余的焊料,既保证了焊接区域铺展有足够面积的焊料,又避免了因为焊料量多而溢出可焊接区造成产品失效,提高了产品电性、可靠性和良率。
Description
技术领域
本发明涉及一种半导体封装器件,尤其涉及一种高可靠性整流器件。
背景技术
整流器是利用二极管的单向导电特性对交流电进行整流,故被广泛应用于交流电转换成直流电的电路中。
在设计开发连接片结构半导体产品时,为了提升大功率器件芯片表面的导电性能暨提升器件的关键电特性,需要把连接片与芯片焊接部分的面积设计的足够大。连接片与芯片上表面通过焊料焊接在一起。受限于连接片-芯片焊接区域和芯片上表面面积的匹配,焊料用量的控制成为关键工艺参数。焊料偏少会导致器件电特性不良,焊料过多会导致器件短路或早期可靠性失效。现有技术往往存在随着时间的延长,会出现各种电性能下降。尤其是
因此,如何研发一种整流芯片封装结构,能解决上述问题,便成为本领域技术人员努力的方向。
发明内容
本发明目的是提供一种高可靠性整流器件,该高可靠性整流器件可以自适应吸收多余的焊料,既保证了焊接区域铺展有足够面积的焊料,又避免了因为焊料量多而溢出可焊接区造成产品失效,提高了产品电性、可靠性和良率。
为达到上述目的,本发明采用的技术方案是:一种高可靠性整流器件,包括位于环氧封装体内的第一引线条、第二引线条、连接片和整流芯片,该第一引线条一端的支撑区连接到所述整流芯片下表面,该整流芯片下表面通过焊锡膏与该第一引线条的支撑区电连接,第一引线条另一端作为器件电流传输的引脚区;
位于所述第二引线条一端的焊接区与连接片的第一焊接面连接,该第二引线条另一端作为器件电流传输的引脚区;所述连接片第二焊接面与整流芯片上表面通过焊锡膏电连接;
所述连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,从而使得中间区高度高于第一焊接面和第二焊接面,所述连接片的第二焊接面相对的两侧端面均具有条状缺口;所述第二焊接面均匀分布有若干个第一通孔,一第二通孔位于第二折弯处、第二焊接面、中间区上,此第二通孔横跨第二折弯处并延伸到第二焊接面、中间区边缘区域。
上述技术方案中进一步改进的方案如下:
1.上述方案中,所述连接片的第一焊接面高度低于所述第二焊接面高度。
2.上述方案中,所述第一折弯处、第二折弯处与中间区夹角为125°~145°。
由于上述技术方案运用,本发明与现有技术相比具有下列优点和效果:
1.本发明高可靠性整流器件,其连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,从而使得中间区高度高于第一焊接面和第二焊接面,所述连接片的第二焊接面相对的两侧端面均具有条状缺口,在保证不降低接触面积和增加电阻的情况下,可以自适应吸收多余的焊料,从而防止焊料进入非焊接区,既保证了焊接区域铺展有足够面积的焊料,又避免了因为焊料量多而溢出可焊接区造成产品失效、短路,提高了产品电性和可靠性大大提高了良率。
2.本发明高可靠性整流器件,其连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,从而使得中间区高度高于第一焊接面和第二焊接面,所述连接片的第二焊接面相对的两侧端面均具有条状缺口;所述第二焊接面均匀分布有若干个第一通孔;既可防止焊料进入非焊接区,避免了因为焊料量多而溢出可焊接区造成产品失效、短路,提高了产品电性和可靠性大大提高了良率,第二焊接面均匀分布有若干个第一通孔由于第一通孔覆盖溢出的焊料,防止焊料在焊接面边缘溢出,利用了连接片中第一通孔的侧面积,减小了接触电阻和响应时间,降低了功耗,也加强了连接片与整流芯片的连接强度。
3.本发明高可靠性整流器件,其连接片的第二焊接面相对的两侧端面均具有条状缺口;所述第二焊接面均匀分布有若干个第一通孔,一第二通孔位于第二折弯处、第二焊接面、中间区上,此第二通孔横跨第二折弯处并延伸到第二焊接面、中间区边缘区域;进一步防止焊料进入非焊接区,避免了因为焊料量多而溢出可焊接区造成产品失效、短路,提高了产品电性和可靠性大大提高了良率,第二焊接面均匀分布有若干个第一通孔由于通孔覆盖溢出的焊料,防止焊料在焊接面边缘溢出,减小了接触电阻和响应时间,降低了功耗。
附图说明
附图1为现有技术封装结构示意图一;
附图2为现有技术封装结构示意图二;
附图3为本发明高可靠性整流器件结构示意图;
附图4为附图3中A-A剖面结构示意图。
以上附图中:1、第一引线条;11、支撑区;2、第二引线条;21、焊接区;3、连接片;31、第一焊接面;32、第二焊接面;33、中间区;34、第一折弯处;35、第二折弯处;4、整流芯片;5、引脚区;6、条状缺口;7、第一通孔;8、焊料;9、第二通孔。
具体实施方式
下面结合附图及实施例对本发明作进一步描述:
实施例:一种高可靠性整流器件,包括位于环氧封装体内的第一引线条1、第二引线条2、连接片3和整流芯片4,该第一引线条1一端的支撑区11连接到所述整流芯片4下表面,该整流芯片4下表面通过焊锡膏与该第一引线条1的支撑区11电连接,第一引线条1另一端作为器件电流传输的引脚区5;
位于所述第二引线条2一端的焊接区21与连接片3的第一焊接面31连接,该第二引线条2另一端作为器件电流传输的引脚区5;所述连接片3第二焊接面32与整流芯片4上表面通过焊锡膏电连接;
所述连接片3的第一焊接面31和第二焊接面32之间具有一中间区33,此中间区33与第一焊接面31和第二焊接面32之间分别设有第一折弯处34和第二折弯处35,从而使得中间区33高度高于第一焊接面31和第二焊接面32,所述连接片3的第二焊接面相对的两侧端面均具有条状缺口6;所述第二焊接面32均匀分布有若干个第一通孔7,一第二通孔9位于第二折弯处35、第二焊接面32、中间区33上,此第二通孔9横跨第二折弯处35并延伸到第二焊接面32、中间区33边缘区域。
上述连接片3的第一焊接面31高度低于所述第二焊接面32高度。
上述第一折弯处34、第二折弯处35与中间区33夹角为125°或者130°或者145°。
采用上述高可靠性整流器件时,其连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,从而使得中间区高度高于第一焊接面和第二焊接面,所述连接片的第二焊接面相对的两侧端面均具有条状缺口,在保证不降低接触面积和增加电阻的情况下,可以自适应吸收多余的焊料,从而防止焊料8进入非焊接区,既保证了焊接区域铺展有足够面积的焊料8,又避免了因为焊料8量多而溢出可焊接区造成产品失效、短路,提高了产品电性和可靠性大大提高了良率;其次,其连接片的第一焊接面和第二焊接面之间具有一中间区,此中间区与第一焊接面和第二焊接面之间分别设有第一折弯处和第二折弯处,从而使得中间区高度高于第一焊接面和第二焊接面,所述连接片的第二焊接面相对的两侧端面均具有条状缺口;所述第二焊接面均匀分布有若干个第一通孔,防止焊料8在焊接面边缘溢出,利用了连接片中第一通孔的侧面积,减小了接触电阻和响应时间,降低了功耗,也加强了连接片与整流芯片的连接强度。
上述实施例只为说明本发明的技术构思及特点,其目的在于让熟悉此项技术的人士能够了解本发明的内容并据以实施,并不能以此限制本发明的保护范围。凡根据本发明精神实质所作的等效变化或修饰,都应涵盖在本发明的保护范围之内。
Claims (1)
1.一种高可靠性整流器件,包括位于环氧封装体内的第一引线条(1)、第二引线条(2)、连接片(3)和整流芯片(4),该第一引线条(1)一端的支撑区(11)连接到所述整流芯片(4)下表面,该整流芯片(4)下表面通过焊锡膏与该第一引线条(1)的支撑区(11)电连接,第一引线条(1)另一端作为器件电流传输的引脚区(5);
位于所述第二引线条(2)一端的焊接区(21)与连接片(3)的第一焊接面(31)连接,该第二引线条(2)另一端作为器件电流传输的引脚区(5);所述连接片(3)第二焊接面(32)与整流芯片(4)上表面通过焊锡膏电连接;
其特征在于:所述连接片(3)的第一焊接面(31)和第二焊接面(32)之间具有一中间区(33),此中间区(33)与第一焊接面(31)和第二焊接面(32)之间分别设有第一折弯处(34)和第二折弯处(35),从而使得中间区(33)高度高于第一焊接面(31)和第二焊接面(32),所述连接片(3)的第二焊接面相对的两侧端面均具有条状缺口(6);所述第二焊接面(32)均匀分布有若干个第一通孔(7),一第二通孔(9)位于第二折弯处(35)、第二焊接面(32)、中间区(33)上,此第二通孔(9)横跨第二折弯处(35)并延伸到第二焊接面(32)、中间区(33)边缘区域;所述第一折弯处(34)、第二折弯处(35)与中间区(33)夹角为125°~145°。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610137682.XA CN106409804A (zh) | 2013-07-12 | 2013-07-12 | 高可靠性半导体器件 |
CN201610137667.5A CN105826290A (zh) | 2013-07-12 | 2013-07-12 | 低功耗半导体整流器件 |
CN201310293355.XA CN103383929B (zh) | 2013-07-12 | 2013-07-12 | 高可靠性整流器件 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310293355.XA CN103383929B (zh) | 2013-07-12 | 2013-07-12 | 高可靠性整流器件 |
Related Child Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610137667.5A Division CN105826290A (zh) | 2013-07-12 | 2013-07-12 | 低功耗半导体整流器件 |
CN201610137682.XA Division CN106409804A (zh) | 2013-07-12 | 2013-07-12 | 高可靠性半导体器件 |
CN201610137684.9A Division CN105679733A (zh) | 2013-07-12 | 2013-07-12 | 高良率整流芯片封装结构 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103383929A CN103383929A (zh) | 2013-11-06 |
CN103383929B true CN103383929B (zh) | 2016-07-06 |
Family
ID=49491688
Family Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610137667.5A Pending CN105826290A (zh) | 2013-07-12 | 2013-07-12 | 低功耗半导体整流器件 |
CN201310293355.XA Active CN103383929B (zh) | 2013-07-12 | 2013-07-12 | 高可靠性整流器件 |
CN201610137682.XA Pending CN106409804A (zh) | 2013-07-12 | 2013-07-12 | 高可靠性半导体器件 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610137667.5A Pending CN105826290A (zh) | 2013-07-12 | 2013-07-12 | 低功耗半导体整流器件 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610137682.XA Pending CN106409804A (zh) | 2013-07-12 | 2013-07-12 | 高可靠性半导体器件 |
Country Status (1)
Country | Link |
---|---|
CN (3) | CN105826290A (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110364503B (zh) * | 2019-07-25 | 2020-11-27 | 珠海格力电器股份有限公司 | 一种新型无引线贴片封装结构及其制造方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002314138A (ja) * | 2001-04-09 | 2002-10-25 | Toshiba Corp | 発光装置 |
JP5384913B2 (ja) * | 2008-11-18 | 2014-01-08 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
US8482134B1 (en) * | 2010-11-01 | 2013-07-09 | Amkor Technology, Inc. | Stackable package and method |
TWI455254B (zh) * | 2011-03-31 | 2014-10-01 | Raydium Semiconductor Corp | 晶片接線結構 |
CN106449539B (zh) * | 2013-02-01 | 2019-08-02 | 苏州固锝电子股份有限公司 | 防偏位贴片式半导体器件结构 |
CN203367266U (zh) * | 2013-07-12 | 2013-12-25 | 苏州固锝电子股份有限公司 | 用于缓冲芯片表面焊料用量的封装结构 |
-
2013
- 2013-07-12 CN CN201610137667.5A patent/CN105826290A/zh active Pending
- 2013-07-12 CN CN201310293355.XA patent/CN103383929B/zh active Active
- 2013-07-12 CN CN201610137682.XA patent/CN106409804A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
CN106409804A (zh) | 2017-02-15 |
CN103383929A (zh) | 2013-11-06 |
CN105826290A (zh) | 2016-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5478638B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
EP2930747A1 (en) | Lead for connection to a semiconductor device | |
CN103117355B (zh) | 贴片式二极管器件结构 | |
CN102201449A (zh) | 一种功率mos器件低热阻封装结构 | |
KR20150089609A (ko) | 전력반도체 모듈 | |
CN203721707U (zh) | 芯片封装结构 | |
CN104600061A (zh) | 一种半导体芯片的堆叠式3d封装结构 | |
CN103383929B (zh) | 高可靠性整流器件 | |
CN203367266U (zh) | 用于缓冲芯片表面焊料用量的封装结构 | |
CN203367267U (zh) | 自适应焊料用量的整流器结构 | |
CN103383932A (zh) | 用于提高芯片电性能的封装结构 | |
JP2014078646A5 (ja) | パワーモジュール | |
CN102842549B (zh) | 四方扁平无引脚的功率mosfet封装体 | |
US8704345B2 (en) | Semiconductor package and lead frame thereof | |
CN105679733A (zh) | 高良率整流芯片封装结构 | |
CN203812873U (zh) | 导线框架与无外引脚封装构造 | |
CN203617270U (zh) | 一种肖特基二极管的跳线 | |
CN204014275U (zh) | 用于连接模块板和母板的焊盘连接结构 | |
KR102008209B1 (ko) | 가압형 반도체 패키지 | |
CN205388970U (zh) | 半导体连接结构以及包括该半导体连接结构的半导体器件 | |
CN204088297U (zh) | 大功率二极管器件 | |
CN104332465A (zh) | 一种3d封装结构及其工艺方法 | |
CN203733807U (zh) | 高可靠性表面贴装二极管 | |
CN203733808U (zh) | 整流二极管器件 | |
CN109065523B (zh) | 整流芯片的封装结构 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |