CN103311220B - 一种线路修补结构及修补方法 - Google Patents
一种线路修补结构及修补方法 Download PDFInfo
- Publication number
- CN103311220B CN103311220B CN201310261423.4A CN201310261423A CN103311220B CN 103311220 B CN103311220 B CN 103311220B CN 201310261423 A CN201310261423 A CN 201310261423A CN 103311220 B CN103311220 B CN 103311220B
- Authority
- CN
- China
- Prior art keywords
- patch cord
- electric connection
- data wire
- connection line
- pixel electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 239000010409 thin film Substances 0.000 claims abstract description 12
- 230000015572 biosynthetic process Effects 0.000 claims abstract description 6
- 229910021417 amorphous silicon Inorganic materials 0.000 claims description 35
- 238000005516 engineering process Methods 0.000 claims description 6
- 238000001182 laser chemical vapour deposition Methods 0.000 claims description 6
- 230000008018 melting Effects 0.000 claims description 6
- 238000002844 melting Methods 0.000 claims description 6
- 239000000463 material Substances 0.000 claims description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 5
- 229910052721 tungsten Inorganic materials 0.000 claims description 5
- 239000010937 tungsten Substances 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 4
- 239000007769 metal material Substances 0.000 claims description 3
- 238000004519 manufacturing process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- 230000006378 damage Effects 0.000 description 1
- 238000003698 laser cutting Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000002210 silicon-based material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/485—Adaptation of interconnections, e.g. engineering charges, repair techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
- H01L21/76894—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern using a laser, e.g. laser cutting, laser direct writing, laser repair
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/124—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs with a particular composition, shape or layout of the wiring layers specially adapted to the circuit arrangement, e.g. scanning lines in LCD pixel circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136259—Repairing; Defects
- G02F1/136263—Line defects
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76892—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances modifying the pattern
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Optics & Photonics (AREA)
- Nonlinear Science (AREA)
- Ceramic Engineering (AREA)
- Mathematical Physics (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Liquid Crystal (AREA)
- Thin Film Transistor (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
本发明实施例公开了一种线路修补结构及修补方法,用于修补薄膜晶体管阵列基板上沿不同方向延伸的电连接线在相互交叉处所形成的断路。所述线路修补结构包括从断路点所在的电连接线朝同一侧延伸而出并连通断路点两端的修补线及保护图案。所述修补线穿过与断路点所在电连接线相交的另一电连接线。所述保护图案设置在修补线与修补线所穿过的电连接线之间。
Description
技术领域
本发明涉及显示面板领域,尤其涉及一种显示面板的线路修补结构及线路修补方法。
背景技术
现有显示面板一般采用主动薄膜晶体管阵列进行驱动。每个像素均需要连接至纵横交错的扫描线及数据线上进行选中及输入显示电压的操作。因现有显示面板的像素多达几百万,所需要的扫描线及数据线也接近一万条。然而,如此众多的线路中只要有几条出现断路,就会导致整个显示面板沦为次品,极大地影响了显示面板的良品率,增大了显示面板的生产成品。
因此,需要提供能够解决上述问题的线路修补方法及线路修补结构。
发明内容
为了解决上述技术问题,本发明提供了一种线路修补结构,其用于修补薄膜晶体管(ThinFilmTransistor,TFT)阵列基板上沿不同方向延伸的电连接线在相互交叉处所形成的断路。
一种线路修补结构,其用于修补薄膜晶体管阵列基板上沿不同方向延伸的电连接线在相互交叉处所形成的断路,所述薄膜晶体管阵列基板包括沿第一方向延伸的扫描线、沿第二方向延伸的数据线、位于扫描线与数据线相交处的TFT、及与TFT相连接的像素电极,所述线路修补结构包括从断路点所在的电连接线朝同一侧延伸而出并连通断路点两端的修补线及非晶硅保护图案,所述修补线穿过与断路点所在电连接线相交的另一电连接线,所述非晶硅保护图案设置在修补线与修补线所穿过的电连接线之间。
其中,所述修补线经过的其他像素的部分像素电极与对应像素内的像素电极的其他部分切断。
其中,所述非晶硅保护图案延伸至所覆盖的电连接线相邻两侧的像素电极上。
其中,所述非晶硅保护图案仅覆盖与断路点所在电连接线相交的另一电连接线。
其中,所述修补线通过激光化学气相沉积的方法将导电金属材料沉积在基板上而形成,所述修补线的两端通过激光将修补线与数据线相互熔融导通。
本发明还提供了一种线路修补方法,所述线路修补方法用于修补薄膜晶体管阵列基板上沿不同方向延伸的扫描线与数据线在相互交叉处所形成的断路,所述薄膜晶体管阵列基板包括沿第一方向延伸的扫描线、沿第二方向延伸的数据线、位于扫描线与数据线相交处的TFT、及与TFT相连接的像素电极,该线路修补方法包括:
在进行非晶硅曝光工艺的同时,在扫描线上距离扫描线与数据线相交处一预设值的位置处形成一非晶硅保护图案;
在数据线断点处的相对两端分别生长出修补线并相互连通;
切断修补线所经过的像素电极部分与对应像素的像素电极的其他部分;
通过激光将修补线在数据线上的端点与数据线熔融连通。
其中,所述修补线经过的部分像素电极通过激光与其他像素电极部分切断。
其中,所述修补线的材料为金属钨。
其中,所述保护图案延伸至所覆盖的扫描线相邻两侧的像素电极上。
其中,所述保护图案仅覆盖扫描线。
本发明所提供的线路修补结构及修补方法通过在扫描线上预设保护图案使得修补线经过扫描线时不会因激光能量过高而直接与扫描线连通而造成短路。而且所述保护图案在形成TFT的非晶硅层时一并完成不会增加制程步骤。
附图说明
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。
图1是本发明第一实施例所提供的线路修补结构示意图;
图2是图1的线路修补结构的保护图案结构示意图;
图3本发明第二实施例所提供的线路修补结构的保护图案结构示意图;
图4是本发明实施例所提供的线路修补方法的步骤流程图;
具体实施方式
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。
请一并参阅图1及图2所示,本发明第一实施例所提供的线路修补结构1用于修补薄膜晶体管(ThinFilmTransistor,TFT113)阵列基板11上沿不同方向延伸的电连接线在相互交叉处所形成的断路。所述线路修补结构1包括从断路点所在的电连接线同一侧延伸而出并连通断路点两端的修补线10及非晶硅保护图案12。所述修补线10穿过与断路点所在电连接线相交的另一电连接线。所述非晶硅保护图案12设置在修补线10与其所穿过的电连接线之间。在本实施方式中,所述电连接线可以为TFT113阵列基板11中的扫描线110或数据线112。
所述TFT113阵列基板11包括沿第一方向延伸的扫描线110、沿第二方向延伸的数据线112、位于扫描线110与数据线112相交处的TFT113、及与TFT113相连接的像素电极114。所述TFT113包括与扫描线110相连接的栅极115、与数据线112相连接的源极116、与像素电极114相连接的漏极117、及连接源极116与漏极117的沟道层118。当扫描线110通过栅极115选中TFT113所在的像素时,数据线112所传输的数据信号通过沟道层118传输至像素电极114上进行显示。在本实施例中,所述扫描线110与数据线112垂直相交。所述断路点出现在数据线112与扫描线110相交的地方。
所述修补线10的两端分别由数据线112上断路点的相对两侧延伸而出后穿过扫描线110相互连通。所述修补线10经过的其他像素的部分像素电极114与对应像素内的像素电极114的其他部分切断,以避免修补线10所传输的显示信号影响其他像素的显示。
所述修补线10通过激光化学气相沉积(LaserChemicalVaporDeposition)的方法将导电金属材料,比如钨,沉积在基板上而形成。所述修补线10的两端通过激光将修补线10与数据线112相互熔融导通。所述修补线10经过的部分像素电极114通过激光与其他像素电极114部分切断。
所述非晶硅保护图案12的材质为非晶硅,其可在TFT113的非晶硅光罩制程中一并制作而不需要增加额外的制程步骤。在本实施方式中,所述非晶硅保护图案12沿垂直于扫描线110方向的相对两侧分别对应延伸至与扫描线110相邻的两个像素电极114上,从而与所述像素电极114部分重叠。所述TFT113的沟道层118材料也为非晶硅材料。所以,所述非晶硅保护图案12可在形成TFT113的沟道层118时一并制成。因所述非晶硅保护图案12在形成修补线10时可以避免激光对扫描线110的破坏,所以可以很好地防止扫描线110与数据线112发生短路。
如图3所示,本发明第二实施例所提供的线路修补结构2与本发明第一实施例所提供的线路修补结构1基本相同,其区别在于:所述保护图案22沿垂直于扫描线210方向的相对两侧并不与扫描线210相邻的两个所述像素电极214有任何的重叠。
如图4所示,本发明实施例所提供的线路修补方法。所述线路修补方法用于修补薄膜晶体管(ThinFilmTransistor,TFT113)阵列基板11上沿不同方向延伸的电连接线在相互交叉处所形成的断路。所述TFT113基板包括沿第一方向延伸的扫描线110、沿第二方向延伸的数据线112、位于扫描线110与数据线112相交处的TFT113、及与TFT113相连接的像素电极114。该线路修补方法包括:
步骤S11,预设非晶硅保护图案12,请一并参阅图2,在进行非晶硅曝光工艺的同时,在扫描线110上距离扫描线110与数据线112相交处一预设值的位置处形成一非晶硅保护图案12。所述非晶硅保护图案12沿垂直于扫描线110的方向延伸并完全覆盖所述扫描线110。在本实施例中,所述非晶硅保护图案12沿垂直扫描线110的方向延伸至扫描线110相邻的两个像素电极114处,并与所述相邻像素电极114部分重叠。
请一并参阅图3,可以理解的是,在其他可替代的实施例中,所述非晶硅保护图案12并不会延伸至与扫描线110相邻的像素电极114处。
步骤S12,生长修补线10,在数据线112断点处的相对两端沿垂直于数据线112的方向朝同一侧分别通过激光化学气相沉积(LaserChemicalVaporDeposition)的方法生长出修补线10。所述断点两侧的修补线10分别沿垂直数据线112的方向生长至与非晶硅保护图案12对应的位置处转而沿垂直扫描线110的方向生长直至接通。因此,所述修补线10在经过扫描线110时与非晶硅保护图案12重叠。所述修补线10的材料为导电金属。在本实施例中,生长修补线10所采用的是金属钨。
步骤S13,切断部分像素电极114,所述修补线10在生长过程中会分别经过扫描线110相邻两侧的像素电极114。为了防止所经过的像素电极114受到修补线10所传输的显示信号的影响,将修补线10所经过的部分像素电极114与像素电极114的其他部分通过激光切断。
步骤S14,连通修补线10与数据线112,通过激光将修补线10在数据线112上的端点与数据线112熔融,让金属钨与下层数据线112连接在一起。
本实施例所提供的线路修补方法通过在扫描线110上预设非晶硅保护图案12使得修补线10经过扫描线110时不会因激光能量过高而直接与扫描线110连通而造成短路。而且所述非晶硅保护图案12在形成TFT113的非晶硅层时一并完成不会增加制程步骤。
以上所揭露的仅为本发明一种较佳实施例而已,当然不能以此来限定本发明之权利范围,因此依本发明权利要求所作的等同变化,仍属本发明所涵盖的范围。
Claims (10)
1.一种线路修补结构,其用于修补薄膜晶体管阵列基板(11)上沿不同方向延伸的电连接线在相互交叉处所形成的断路,所述薄膜晶体管阵列基板(11)包括沿第一方向延伸的扫描线(110)、沿第二方向延伸的数据线(112)、位于扫描线(110)与数据线(112)相交处的TFT(113)、及与TFT(113)相连接的像素电极(114),所述线路修补结构包括从断路点所在的电连接线朝同一侧延伸而出并连通断路点两端的修补线(10)及非晶硅保护图案(12),所述修补线(10)穿过与断路点所在电连接线相交的另一电连接线,所述非晶硅保护图案(12)设置在修补线(10)与修补线(10)所穿过的电连接线之间;
所述非晶硅保护图案(12)是在进行非晶硅曝光工艺时预设在电连接线上的。
2.如权利要求1所述的线路修补结构,其特征在于,所述修补线(10)经过的其他像素的部分像素电极(114)与对应像素内的像素电极(114)的其他部分切断。
3.如权利要求1所述的线路修补结构,其特征在于,所述非晶硅保护图案(12)延伸至所覆盖的电连接线相邻两侧的像素电极(114)上。
4.如权利要求1所述的线路修补结构,其特征在于,所述非晶硅保护图案(12)仅覆盖与断路点所在电连接线相交的另一电连接线。
5.如权利要求1所述的线路修补结构,其特征在于,所述修补线(10)通过激光化学气相沉积的方法将导电金属材料沉积在基板上而形成,所述修补线(10)的两端通过激光将修补线(10)与数据线(112)相互熔融导通。
6.一种线路修补方法,所述线路修补方法用于修补薄膜晶体管阵列基板(11)上沿不同方向延伸的扫描线(110)与数据线(112)在相互交叉处所形成的断路,所述薄膜晶体管阵列基板(11)包括沿第一方向延伸的扫描线(110)、沿第二方向延伸的数据线(112)、位于扫描线(110)与数据线(112)相交处的TFT(113)、及与TFT(113)相连接的像素电极(114),该线路修补方法包括:
在进行非晶硅曝光工艺的同时,在扫描线(110)上距离扫描线(110)与数据线(112)相交处一预设值的位置处形成一非晶硅保护图案(12);
在数据线(112)断点处的相对两端分别生长出修补线(10)并相互连通;
切断修补线(10)所经过的像素电极(114)部分与对应像素的像素电极(114)的其他部分;
通过激光将修补线(10)在数据线(112)上的端点与数据线(112)熔融连通。
7.如权利要求6所述的线路修补方法,其特征在于,所述修补线(10)经过的部分像素电极(114)通过激光与其他像素电极(114)部分切断。
8.如权利要求6所述的线路修补方法,其特征在于,所述修补线(10)的材料为金属钨。
9.如权利要求6所述的线路修补方法,其特征在于,所述保护图案(12)延伸至所覆盖的扫描线(110)相邻两侧的像素电极(114)上。
10.如权利要求6所述的线路修补方法,其特征在于,所述保护图案(12)仅覆盖扫描线(110)。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310261423.4A CN103311220B (zh) | 2013-06-27 | 2013-06-27 | 一种线路修补结构及修补方法 |
PCT/CN2013/078544 WO2014205856A1 (zh) | 2013-06-27 | 2013-06-30 | 一种线路修补结构及修补方法 |
US14/111,798 US9559054B2 (en) | 2013-06-27 | 2013-06-30 | Repairing line structure and circuit repairing method using same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201310261423.4A CN103311220B (zh) | 2013-06-27 | 2013-06-27 | 一种线路修补结构及修补方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN103311220A CN103311220A (zh) | 2013-09-18 |
CN103311220B true CN103311220B (zh) | 2015-12-23 |
Family
ID=49136270
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201310261423.4A Active CN103311220B (zh) | 2013-06-27 | 2013-06-27 | 一种线路修补结构及修补方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9559054B2 (zh) |
CN (1) | CN103311220B (zh) |
WO (1) | WO2014205856A1 (zh) |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103744201A (zh) * | 2013-12-31 | 2014-04-23 | 深圳市华星光电技术有限公司 | 液晶显示面板的修复方法及修复系统 |
US9297074B2 (en) | 2013-12-31 | 2016-03-29 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Liquid crystal display panel repairing method and repairing system |
CN104280967A (zh) * | 2014-10-31 | 2015-01-14 | 京东方科技集团股份有限公司 | 阵列基板及其制造方法、显示面板和显示装置 |
CN104766581B (zh) * | 2015-04-27 | 2017-05-31 | 深圳市华星光电技术有限公司 | Goa电路修复方法 |
CN105807517B (zh) * | 2016-05-12 | 2019-09-10 | 深圳市华星光电技术有限公司 | 阵列基板及其断线修复方法 |
US20190311983A1 (en) * | 2016-12-27 | 2019-10-10 | Intel Corporation | Stacking multiple dies having dissimilar interconnect structure layout and pitch |
CN106876436B (zh) * | 2017-03-06 | 2020-03-13 | 京东方科技集团股份有限公司 | 阵列基板及其修复方法 |
CN107463038A (zh) * | 2017-08-23 | 2017-12-12 | 京东方科技集团股份有限公司 | 一种阵列基板及其短路修复方法和显示装置 |
CN108288613B (zh) * | 2018-02-08 | 2020-03-06 | 武汉新芯集成电路制造有限公司 | 一种实现集成电路后段连线修改的集成电路结构及方法 |
CN109240006A (zh) * | 2018-10-17 | 2019-01-18 | 深圳市华星光电技术有限公司 | 断线修复方法 |
CN109375395A (zh) * | 2018-11-20 | 2019-02-22 | 深圳市华星光电技术有限公司 | 断线修复方法 |
CN109882750A (zh) * | 2019-04-08 | 2019-06-14 | 蚌埠学院 | 一种led灯及其修复工具和修复方法 |
CN110333631B (zh) * | 2019-06-28 | 2021-02-26 | 惠科股份有限公司 | 驱动阵列基板、显示面板和显示设备 |
CN110764289B (zh) * | 2019-10-29 | 2022-03-29 | Tcl华星光电技术有限公司 | 液晶面板修补方法 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1570742A (zh) * | 2004-04-28 | 2005-01-26 | 友达光电股份有限公司 | 薄膜晶体管阵列基板及其修补方法 |
CN1877844A (zh) * | 2006-07-05 | 2006-12-13 | 广辉电子股份有限公司 | 修补结构与主动元件阵列基板 |
CN102914888A (zh) * | 2012-11-12 | 2013-02-06 | 深圳市华星光电技术有限公司 | 一种修补液晶显示阵列基板断线的方法及装置 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63263743A (ja) * | 1987-04-22 | 1988-10-31 | Alps Electric Co Ltd | 薄膜トランジスタアレイおよびその製法 |
KR100382456B1 (ko) * | 2000-05-01 | 2003-05-01 | 엘지.필립스 엘시디 주식회사 | 액정표시장치의 리페어 패턴 형성방법 |
TWI243429B (en) * | 2004-02-05 | 2005-11-11 | Au Optronics Corp | Thin film transistor array substrate and repairing method of the same |
CN1916745A (zh) | 2005-08-15 | 2007-02-21 | 中华映管股份有限公司 | 薄膜晶体管阵列基板及其修补方法 |
KR20070117738A (ko) * | 2006-06-09 | 2007-12-13 | 삼성전자주식회사 | 표시기판의 리페어 방법 및 이에 의해 리페어된 표시기판 |
CN100555051C (zh) | 2007-12-28 | 2009-10-28 | 昆山龙腾光电有限公司 | 液晶显示装置阵列基板及其缺陷修补方法 |
CN101776808B (zh) * | 2010-02-10 | 2012-02-29 | 深超光电(深圳)有限公司 | 一种液晶显示器阵列基板及其修补方法 |
-
2013
- 2013-06-27 CN CN201310261423.4A patent/CN103311220B/zh active Active
- 2013-06-30 WO PCT/CN2013/078544 patent/WO2014205856A1/zh active Application Filing
- 2013-06-30 US US14/111,798 patent/US9559054B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1570742A (zh) * | 2004-04-28 | 2005-01-26 | 友达光电股份有限公司 | 薄膜晶体管阵列基板及其修补方法 |
CN1877844A (zh) * | 2006-07-05 | 2006-12-13 | 广辉电子股份有限公司 | 修补结构与主动元件阵列基板 |
CN102914888A (zh) * | 2012-11-12 | 2013-02-06 | 深圳市华星光电技术有限公司 | 一种修补液晶显示阵列基板断线的方法及装置 |
Also Published As
Publication number | Publication date |
---|---|
WO2014205856A1 (zh) | 2014-12-31 |
US9559054B2 (en) | 2017-01-31 |
CN103311220A (zh) | 2013-09-18 |
US20160118330A1 (en) | 2016-04-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103311220B (zh) | 一种线路修补结构及修补方法 | |
CN103034008B (zh) | 液晶面板的防静电结构及其制造方法、连接线的修复方法 | |
CN104965325B (zh) | 一种阵列基板、其修复方法、显示面板及显示装置 | |
CN104317089B (zh) | 一种阵列基板及其制备方法、显示面板、显示装置 | |
CN106169482B (zh) | 一种基板及其制作方法、电子器件 | |
CN102495502B (zh) | 液晶显示装置及其像素修补方法 | |
CN104932128B (zh) | 一种阵列基板、显示装置、维修方法及制作方法 | |
CN109154729B (zh) | 显示面板及其信号线的修复方法、显示装置 | |
CN108710245B (zh) | 显示基板及其修复方法、显示面板 | |
CN102566165B (zh) | 阵列基板及其制造方法和液晶显示器 | |
CN108351572A (zh) | 阵列基板及其修复方法 | |
CN102289120B (zh) | Tft阵列基板、液晶显示面板及配线修补方法 | |
WO2018205553A1 (zh) | 阵列基板及其制作方法和维修方法、显示装置 | |
CN109164654A (zh) | 一种阵列基板及其制作方法、显示装置 | |
CN102798999A (zh) | 一种阵列基板十字线修复方法、阵列基板和液晶显示器 | |
CN103353679B (zh) | 一种阵列基板、显示装置及阵列基板的修复方法 | |
CN101840121A (zh) | 阵列基板及其制造方法 | |
CN102157443B (zh) | 图像传感器的阵列单元的保护电路制作方法 | |
CN108957804A (zh) | 一种阵列基板及其维修方法、显示面板和显示装置 | |
CN107980167A (zh) | 电容、平板显示器及电容的制作方法 | |
CN202421683U (zh) | 一种tft阵列基板的中间产品、阵列基板及显示器件 | |
JP6512834B2 (ja) | 表示装置、および表示装置を製造するための表示装置用部材 | |
WO2018176799A1 (zh) | 阵列基板及其开路修理方法、显示装置 | |
CN109270754A (zh) | 阵列基板和显示装置 | |
CN100437223C (zh) | 显示器、显示器电路的修复结构及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |